CN103676492A - Electron beam lithography method - Google Patents
Electron beam lithography method Download PDFInfo
- Publication number
- CN103676492A CN103676492A CN201210357243.1A CN201210357243A CN103676492A CN 103676492 A CN103676492 A CN 103676492A CN 201210357243 A CN201210357243 A CN 201210357243A CN 103676492 A CN103676492 A CN 103676492A
- Authority
- CN
- China
- Prior art keywords
- electron beam
- etching
- hard mask
- mask layer
- beam resist
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000000034 method Methods 0.000 title claims abstract description 39
- 238000000609 electron-beam lithography Methods 0.000 title abstract 3
- 238000010894 electron beam technology Methods 0.000 claims abstract description 57
- 238000005530 etching Methods 0.000 claims abstract description 32
- 239000000463 material Substances 0.000 claims abstract description 16
- 229920002120 photoresistant polymer Polymers 0.000 claims abstract description 15
- 239000003292 glue Substances 0.000 claims description 13
- 238000001312 dry etching Methods 0.000 claims description 9
- 238000001459 lithography Methods 0.000 claims description 8
- 239000002023 wood Substances 0.000 claims description 8
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 claims description 5
- 229910052710 silicon Inorganic materials 0.000 claims description 5
- 239000010703 silicon Substances 0.000 claims description 5
- 238000001039 wet etching Methods 0.000 claims description 5
- 229910052581 Si3N4 Inorganic materials 0.000 claims description 4
- 238000005516 engineering process Methods 0.000 claims description 4
- HQVNEWCFYHHQES-UHFFFAOYSA-N silicon nitride Chemical compound N12[Si]34N5[Si]62N3[Si]51N64 HQVNEWCFYHHQES-UHFFFAOYSA-N 0.000 claims description 3
- 230000007115 recruitment Effects 0.000 claims description 2
- 239000000853 adhesive Substances 0.000 description 11
- 230000001070 adhesive effect Effects 0.000 description 11
- OKTJSMMVPCPJKN-UHFFFAOYSA-N Carbon Chemical compound [C] OKTJSMMVPCPJKN-UHFFFAOYSA-N 0.000 description 5
- 239000000758 substrate Substances 0.000 description 5
- MHAJPDPJQMAIIY-UHFFFAOYSA-N Hydrogen peroxide Chemical compound OO MHAJPDPJQMAIIY-UHFFFAOYSA-N 0.000 description 4
- 239000007789 gas Substances 0.000 description 4
- 238000001020 plasma etching Methods 0.000 description 4
- 238000004519 manufacturing process Methods 0.000 description 3
- 239000004065 semiconductor Substances 0.000 description 3
- 239000000126 substance Substances 0.000 description 3
- YCKRFDGAMUMZLT-UHFFFAOYSA-N Fluorine atom Chemical compound [F] YCKRFDGAMUMZLT-UHFFFAOYSA-N 0.000 description 2
- QAOWNCQODCNURD-UHFFFAOYSA-N Sulfuric acid Chemical compound OS(O)(=O)=O QAOWNCQODCNURD-UHFFFAOYSA-N 0.000 description 2
- 229910052799 carbon Inorganic materials 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 229910052731 fluorine Inorganic materials 0.000 description 2
- 239000011737 fluorine Substances 0.000 description 2
- 230000004048 modification Effects 0.000 description 2
- 238000012986 modification Methods 0.000 description 2
- 238000001259 photo etching Methods 0.000 description 2
- 229910021420 polycrystalline silicon Inorganic materials 0.000 description 2
- 229920005591 polysilicon Polymers 0.000 description 2
- 238000001878 scanning electron micrograph Methods 0.000 description 2
- JBRZTFJDHDCESZ-UHFFFAOYSA-N AsGa Chemical compound [As]#[Ga] JBRZTFJDHDCESZ-UHFFFAOYSA-N 0.000 description 1
- 239000004593 Epoxy Substances 0.000 description 1
- JMASRVWKEDWRBT-UHFFFAOYSA-N Gallium nitride Chemical compound [Ga]#N JMASRVWKEDWRBT-UHFFFAOYSA-N 0.000 description 1
- GPXJNWSHGFTCBW-UHFFFAOYSA-N Indium phosphide Chemical compound [In]#P GPXJNWSHGFTCBW-UHFFFAOYSA-N 0.000 description 1
- NTIZESTWPVYFNL-UHFFFAOYSA-N Methyl isobutyl ketone Chemical compound CC(C)CC(C)=O NTIZESTWPVYFNL-UHFFFAOYSA-N 0.000 description 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N Silicium dioxide Chemical compound O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 description 1
- LEVVHYCKPQWKOP-UHFFFAOYSA-N [Si].[Ge] Chemical compound [Si].[Ge] LEVVHYCKPQWKOP-UHFFFAOYSA-N 0.000 description 1
- 229910052782 aluminium Inorganic materials 0.000 description 1
- 235000011114 ammonium hydroxide Nutrition 0.000 description 1
- 229910003481 amorphous carbon Inorganic materials 0.000 description 1
- -1 amorphous germaniums Inorganic materials 0.000 description 1
- 229910021417 amorphous silicon Inorganic materials 0.000 description 1
- 239000002041 carbon nanotube Substances 0.000 description 1
- 229910021393 carbon nanotube Inorganic materials 0.000 description 1
- 239000003610 charcoal Substances 0.000 description 1
- 150000001875 compounds Chemical class 0.000 description 1
- 229910052802 copper Inorganic materials 0.000 description 1
- 238000005260 corrosion Methods 0.000 description 1
- 230000007797 corrosion Effects 0.000 description 1
- 238000004132 cross linking Methods 0.000 description 1
- 239000008367 deionised water Substances 0.000 description 1
- 229910021641 deionized water Inorganic materials 0.000 description 1
- 238000000151 deposition Methods 0.000 description 1
- 230000008021 deposition Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- NBVXSUQYWXRMNV-UHFFFAOYSA-N fluoromethane Chemical compound FC NBVXSUQYWXRMNV-UHFFFAOYSA-N 0.000 description 1
- 229910052732 germanium Inorganic materials 0.000 description 1
- GNPVGFCGXDBREM-UHFFFAOYSA-N germanium atom Chemical compound [Ge] GNPVGFCGXDBREM-UHFFFAOYSA-N 0.000 description 1
- 229910021389 graphene Inorganic materials 0.000 description 1
- WPYVAWXEWQSOGY-UHFFFAOYSA-N indium antimonide Chemical compound [Sb]#[In] WPYVAWXEWQSOGY-UHFFFAOYSA-N 0.000 description 1
- 239000011261 inert gas Substances 0.000 description 1
- 238000011031 large-scale manufacturing process Methods 0.000 description 1
- 238000004518 low pressure chemical vapour deposition Methods 0.000 description 1
- 229910052751 metal Inorganic materials 0.000 description 1
- 239000002184 metal Substances 0.000 description 1
- 239000013081 microcrystal Substances 0.000 description 1
- 229910003465 moissanite Inorganic materials 0.000 description 1
- 229910021421 monocrystalline silicon Inorganic materials 0.000 description 1
- 238000000465 moulding Methods 0.000 description 1
- 230000003647 oxidation Effects 0.000 description 1
- 238000007254 oxidation reaction Methods 0.000 description 1
- 230000001590 oxidative effect Effects 0.000 description 1
- 238000010422 painting Methods 0.000 description 1
- 239000002245 particle Substances 0.000 description 1
- 238000000206 photolithography Methods 0.000 description 1
- 238000000623 plasma-assisted chemical vapour deposition Methods 0.000 description 1
- 229920003229 poly(methyl methacrylate) Polymers 0.000 description 1
- 229920000642 polymer Polymers 0.000 description 1
- 239000004926 polymethyl methacrylate Substances 0.000 description 1
- HBMJWWWQQXIZIP-UHFFFAOYSA-N silicon carbide Chemical compound [Si+]#[C-] HBMJWWWQQXIZIP-UHFFFAOYSA-N 0.000 description 1
- 229910010271 silicon carbide Inorganic materials 0.000 description 1
- 229910052814 silicon oxide Inorganic materials 0.000 description 1
- 238000004528 spin coating Methods 0.000 description 1
- 238000005507 spraying Methods 0.000 description 1
- 229910052721 tungsten Inorganic materials 0.000 description 1
- XLYOFNOQVPJJNP-UHFFFAOYSA-N water Chemical compound O XLYOFNOQVPJJNP-UHFFFAOYSA-N 0.000 description 1
- 238000003466 welding Methods 0.000 description 1
Images
Landscapes
- Drying Of Semiconductors (AREA)
Abstract
The invention discloses an electron beam lithography method, which comprises the following steps: forming a hard mask layer on the structural material layer; forming an electron beam photoresist on the hard mask layer; exposing the electron beam photoresist by adopting an electron beam exposure system, wherein the etching resistance of the electron beam photoresist is improved by increasing the exposure dose; developing the exposed electron beam photoresist by using a developing solution to form an electron beam photoresist pattern; and anisotropically etching the hard mask layer and the structural material layer by taking the electron beam photoresist pattern as a mask to form the required fine lines. According to the electron beam lithography method, the etching resistance of the electron beam resist is improved by changing the process conditions under the condition of ensuring that the height-width ratio is not changed, and the electron beam resist is prevented from being completely lost, so that the line precision is improved, and the performance of a final device is improved.
Description
Technical field
The present invention relates to SIC (semiconductor integrated circuit) and manufacture field, more specifically, relate to a kind of electronic beam photetching process that can effectively improve line width roughness.
Background technology
Along with integrated circuit is more and more higher to the requirement of integrated level, the critical size of integrated circuit (IC)-components is more and more less.And the minimum lines that at present optical lithography can directly write out are in 45nm left and right, in order to obtain less lines, electron beam exposure becomes a good approach.Although because electron beam exposure is consuming time long, cannot, for large-scale production, be can prepare the following lines of 20nm with electron beam completely to carry out in advance etching technics exploitation in laboratory.
With electron beam exposure, write out electron beam lines, generally include following steps: on substrate, form hard mask layer, on hard mask layer, be coated with electron beam resist, adopt electron-beam exposure system, according to layout design, photoresist partial exposure is also made to its crosslinked sex change with the region that electron beam scanning need to expose, adopt developer solution chemical treatment photoresist to form photoresist mask graph to remove part photoresist, and use dry etching photoresist mask graph to be transferred to the hard mask layer of below.
Want the lines that obtain below 40nm just need to guarantee that the depth-width ratio of lines is less than 3: 1 because according to photoetching experience when the depth-width ratio of lines is greater than 3: 1, easily there is the phenomenon that side is fallen in lines, so the thickness of electron beam adhesive just need to be less than 100nm.But thickness is less than 100nm etching just faces another problem, is exactly the etching whether electron beam adhesive can guarantee hard mask.In hard mask etching process, also have the loss of certain glue, when live width is greater than 90nm, the thickness of glue is in 270nm left and right, and therefore in hard mask etching, photoresist can not lose completely; But when the glue that only has now 100nm is thick, just need to consider whether glue can keep out the etching of hard mask.
Accompanying drawing 1A is the SEM image of lines after electron beam exposure, and accompanying drawing 1B is the SEM image of the lines after hard mask etching.By SEM picture, can find that the roughness of live width becomes very poor after hard mask etching.This is mainly because electron beam adhesive is too thin, causes some local glue being lost completely in hard mask etching process, so some local hard mask lines breach that can be etched out.
Summary of the invention
In view of this, the object of the invention is to improve by improving electron beam exposure condition the problem of the line width roughness after hard mask etching.
Realizing above-mentioned purpose of the present invention, is by a kind of electronic beam photetching process is provided, and comprising: on the structural wood bed of material, form hard mask layer; On hard mask layer, form electron beam resist; Adopt electron-beam exposure system, electron beam resist is exposed, wherein by increasing exposure dose, improve the etch resistance of electron beam resist; Electron beam resist after adopting developer solution to exposure develops, and forms beamwriter lithography glue pattern; Take beamwriter lithography glue pattern as mask, and anisotropic etching hard mask layer and the structural wood bed of material, form required meticulous lines.
Wherein, exposure dose recruitment 100%.
Wherein, the thickness of electron beam resist is less than 100nm.
Wherein, hard mask layer comprises monox, silicon nitride, silicon oxynitride and combination thereof.
Wherein, anisotropic etching using plasma dry etching technology.
Wherein, plasma dry etching adopts CCP or ICP or TCP equipment.
Wherein, after etching, also comprise that dry method is removed photoresist and/or wet etching cleans.
Wherein, wet etching cleans and adopts SPM+APM.
According to electronic beam photetching process of the present invention, in the situation that guaranteeing that depth-width ratio is constant, by changing process conditions, improve the anti-etching performance of electron beam adhesive, prevent that electron beam adhesive from being lost completely, improved thus lines precision, improved the performance of resulting devices.
Accompanying drawing explanation
Referring to accompanying drawing, describe technical scheme of the present invention in detail, wherein:
Figure 1A and Figure 1B are respectively the SEM schematic diagram of lines after electron beam exposure in prior art and etching;
Fig. 2 is the schematic flow sheet according to electronic beam photetching process of the present invention; And
Fig. 3 A and Fig. 3 B are respectively the SEM schematic diagram according to lines after the electron beam exposure of electronic beam photetching process of the present invention and etching.
Embodiment
Referring to accompanying drawing, also in conjunction with schematic embodiment, describe feature and the technique effect thereof of technical solution of the present invention in detail.It is pointed out that structure like similar Reference numeral representation class, term " first " used in the application, " second ", " on ", D score, " thick ", " thin " etc. can be used for modifying various device architectures.These modify space, order or the hierarchical relationship that not implies unless stated otherwise institute's modification device architecture.
Improve beamwriter lithography line width roughness, from principle, analyze, have at present two approach to select:
1. increase the thickness of electron beam adhesive.This scheme can prevent glue loss completely in etching process by improving thickness, but shortcoming is due to the thick raising of glue, and it is large that the depth-width ratio of lines can become.Therefore electron beam easily occurs that when writing the following lines of 40nm side falls phenomenon, the stable following lines of 40nm that obtain of having no idea.
2. improve the etch resistance of electron beam adhesive.This scheme can improve the anti-etching performance of electron beam adhesive in the situation that guaranteeing that depth-width ratio is constant by changing process conditions, prevent that electron beam adhesive from being lost completely.This scheme is also our main R&D direction.
Fig. 2 is the schematic flow sheet according to electronic beam photetching process of the present invention, and wherein the method at least comprises the following steps:
Step 1 forms hard mask layer on the structural wood bed of material.
Substrate is provided, according to device purposes, need and choose reasonable, can comprise monocrystalline silicon (Si), SOI, monocrystal germanium (Ge), GeOI, strained silicon (Strained Si), germanium silicon (SiGe), or compound semiconductor materials, for example gallium nitride (GaN), gallium arsenide (GaAs), indium phosphide (InP), indium antimonide (InSb), and carbon back semiconductor for example Graphene, SiC, carbon nanotube etc.For the consideration with CMOS process compatible, substrate is preferably body Si or SOI.In substrate or on substrate, can comprise the structural wood bed of material, it can be false grid layer materials such as () polysilicon, amorphous silicon, microcrystal silicon, amorphous carbon, amorphous germaniums, polysilicon or metal gate layers, local interlinkage structure (damascene structure that materials such as Cu, Al, W is filled), top welding pad structure etc.On the structural wood bed of material, by method depositions such as LPCVD, PECVD, HDPCVD, RTO, chemical oxidation, MBE, ALD, form hard mask layer.Wherein hard mask layer can be that individual layer can be also multilayer laminated structure, and its material can be monox, silicon nitride, silicon oxynitride and combination thereof.In one embodiment of the invention, hard mask layer is ONO rhythmo structure, i.e. three of monox-silicon-nitride and silicon oxide stack structures layer by layer.Each layer thickness needs according to device architecture and rationally sets above.
Step 2 forms electron beam resist on hard mask layer.
By methods such as spin coating, spraying, a painting, serigraphys, on hard mask layer, form electron beam resist.Its material can be PMMA, epoxy 618, COP etc.Because the present invention is preferably applicable to the manufacture of the following meticulous lines of 45nm, in order to prevent side, the thickness of electron beam resist is less than 100nm, for example, be 10～100nm and be preferably 30～60nm.
Step 3, adopts electron-beam exposure system, and electron beam resist is exposed.
Electron-beam exposure system can be existing improvement SEM, Gauss's scanning system, moulding beam system, limited scattering angle projection system etc.Inventor's discovery, when increasing exposure dose, in photoresist, component of polymer crosslinking degree increases, and the etch resistance of electron beam resist is obviously improved.Particularly, for Gauss's scanning system, while increasing by 100% exposure dose, can obviously improve etch resistance.Further, with respect to the exposure dose 0.5～2.5 * 10 of prior art
-5c/cm
2, the exposure dose in one embodiment of the invention correspondingly increases to 1～5 * 10
-5c/cm
2.In addition,, as other embodiment, exposure dose can be 1 * 10
-5c/cm
2～2 * 10
-4c/cm
2.
Step 4, adopts developer solution to develop to the electron beam resist after exposing, and forms beamwriter lithography glue pattern.For example, in the developer solutions such as isopropyl acetone, develop and draw for example at 22nm node or following hyperfine figure.
Step 5, take beamwriter lithography glue pattern as mask, adopts anisotropic method etch hardmask layer and the structural wood bed of material successively, forms required meticulous lines.Particularly, the dry etching technologies such as using plasma etching, reactive ion etching (RIE), etching gas can be carbon fluorine base gas, and can comprise that inert gas and oxidizing gas are to regulate etch rate.Wherein, dry etching equipment can be ICP, TCP, CCP equipment.Preferably, adopt dry etching and/or wet corrosion technique to remove polymkeric substance and the particle thereof producing in etching process, dry etching for example adopts fluorine-based plasma etching, and wet etching is SPM (sulfuric acid for example: hydrogen peroxide=4: 1)/APM (ammoniacal liquor for example: hydrogen peroxide: deionized water=1: 1: 5 or 0.5: 1: 5) wet-cleaned for example.Owing to having improved exposure dose in step 3, the anti-etching performance of electron beam resist obviously improves, therefore even if below live width 10nm in the situation of (corresponding electron beam resist thickness 30nm left and right), electron beam resist can be by such as the fluorine-based undue etching of etching gas that waits of carbon yet, therefore there will not be the side direction lines breach shown in Figure 1A and Figure 1B, also can not cause line width roughness variation.Fig. 3 A and Fig. 3 B show electron beam exposure lines and the hard mask etching lines that adopt photoetching method of the present invention to form, and have obviously improved as seen the line roughness of beamwriter lithography/etching.
According to electronic beam photetching process of the present invention, in the situation that guaranteeing that depth-width ratio is constant, by changing process conditions, improve the anti-etching performance of electron beam adhesive, prevent that electron beam adhesive from being lost completely, improved thus lines precision, improved the performance of resulting devices.
Although with reference to one or more exemplary embodiments explanation the present invention, those skilled in the art can know without departing from the scope of the invention and make various suitable changes and equivalents to forming the method for device architecture.In addition, by disclosed instruction, can make and manyly may be suitable for the modification of particular condition or material and not depart from the scope of the invention.Therefore, object of the present invention does not lie in and is limited to as the disclosed specific embodiment for realizing preferred forms of the present invention, and disclosed device architecture and manufacture method thereof will comprise all embodiment that fall in the scope of the invention.
Claims (8)
1. an electronic beam photetching process, comprising:
On the structural wood bed of material, form hard mask layer;
On hard mask layer, form electron beam resist;
Adopt electron-beam exposure system, electron beam resist is exposed, wherein by increasing exposure dose, improve the etch resistance of electron beam resist;
Electron beam resist after adopting developer solution to exposure develops, and forms beamwriter lithography glue pattern;
Take beamwriter lithography glue pattern as mask, and anisotropic etching hard mask layer and the structural wood bed of material, form required meticulous lines.
2. the method for claim 1, wherein exposure dose recruitment 100%.
3. the method for claim 1, wherein the thickness of electron beam resist is less than 100nm.
4. the method for claim 1, wherein hard mask layer comprises monox, silicon nitride, silicon oxynitride and combination thereof.
5. the method for claim 1, anisotropic etching using plasma dry etching technology.
6. method as claimed in claim 5, wherein, plasma dry etching adopts CCP or ICP or TCP equipment.
7. method as claimed in claim 5, wherein, also comprises after etching that dry method is removed photoresist and/or wet etching cleans.
8. method as claimed in claim 7, wherein, wet etching cleans and adopts SPM+APM.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210357243.1A CN103676492A (en) | 2012-09-21 | 2012-09-21 | Electron beam lithography method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210357243.1A CN103676492A (en) | 2012-09-21 | 2012-09-21 | Electron beam lithography method |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN103676492A true CN103676492A (en) | 2014-03-26 |
Family
ID=50314492
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210357243.1A Pending CN103676492A (en) | 2012-09-21 | 2012-09-21 | Electron beam lithography method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103676492A (en) |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103777466A (en) * | 2012-10-17 | 2014-05-07 | 中国科学院微电子研究所 | Photoetching method for reducing line roughness |
| CN111999987A (en) * | 2020-08-14 | 2020-11-27 | 中国科学院微电子研究所 | Exposure method of electron beam positive photoresist |
| WO2024119545A1 (en) * | 2022-12-09 | 2024-06-13 | 中国科学院光电技术研究所 | Mask having function of improving proximity effect in electron beam lithography and preparation method therefor |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1271870A (en) * | 1999-04-28 | 2000-11-01 | 日本电气株式会社 | Mask used in electron beam exposure and manufacturing method and manufacturing method of semi-conductor device |
| CN101387828A (en) * | 2008-11-14 | 2009-03-18 | 中国印钞造币总公司 | Method for manufacturing precoated photosensitive etching printing plate |
| CN101759140A (en) * | 2008-12-24 | 2010-06-30 | 中国科学院半导体研究所 | Method for manufacturing silicon nano structure |
-
2012
- 2012-09-21 CN CN201210357243.1A patent/CN103676492A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1271870A (en) * | 1999-04-28 | 2000-11-01 | 日本电气株式会社 | Mask used in electron beam exposure and manufacturing method and manufacturing method of semi-conductor device |
| CN101387828A (en) * | 2008-11-14 | 2009-03-18 | 中国印钞造币总公司 | Method for manufacturing precoated photosensitive etching printing plate |
| CN101759140A (en) * | 2008-12-24 | 2010-06-30 | 中国科学院半导体研究所 | Method for manufacturing silicon nano structure |
Cited By (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103777466A (en) * | 2012-10-17 | 2014-05-07 | 中国科学院微电子研究所 | Photoetching method for reducing line roughness |
| CN111999987A (en) * | 2020-08-14 | 2020-11-27 | 中国科学院微电子研究所 | Exposure method of electron beam positive photoresist |
| CN111999987B (en) * | 2020-08-14 | 2023-05-02 | 中国科学院微电子研究所 | Exposure method of electron beam positive photoresist |
| WO2024119545A1 (en) * | 2022-12-09 | 2024-06-13 | 中国科学院光电技术研究所 | Mask having function of improving proximity effect in electron beam lithography and preparation method therefor |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR101926298B1 (en) | Method for integrated circuit patterning | |
| US9704974B2 (en) | Process of manufacturing Fin-FET device | |
| US9129839B2 (en) | Method of fabricating a FinFET device | |
| US9502261B2 (en) | Spacer etching process for integrated circuit design | |
| JP5532303B2 (en) | Method for reducing critical dimensions of semiconductor devices | |
| CN106486343B (en) | Method for integrated circuit patterning | |
| US9589800B2 (en) | Method for integrated circuit patterning | |
| US11145519B2 (en) | Mechanisms for forming patterns using multiple lithography processes | |
| US20190025694A1 (en) | High resolution photomask or reticle and its method of fabrication | |
| US8372752B1 (en) | Method for fabricating ultra-fine nanowire | |
| CN103676492A (en) | Electron beam lithography method | |
| US10586856B2 (en) | Nanosheet FET device with epitaxial nucleation | |
| US20150194426A1 (en) | Systems and methods for fabricating finfets with different threshold voltages | |
| CN103779190B (en) | Fine line preparation method | |
| CN103676491B (en) | Method for reducing roughness of photoresist in electron beam lithography | |
| CN104078330B (en) | The forming method of the triple figures of autoregistration | |
| CN105742153A (en) | Method of forming cascaded nanowires | |
| CN111986983B (en) | Semiconductor structure and forming method thereof | |
| CN112687826B (en) | Preparation method of quantum dot device and quantum dot device | |
| CN103777466A (en) | Photoetching method for reducing line roughness | |
| US20130130503A1 (en) | Method for fabricating ultra-fine nanowire | |
| CN103676493B (en) | Hybrid photoetching method for reducing line roughness | |
| US9711369B2 (en) | Method for forming patterns with sharp jogs | |
| US20090104776A1 (en) | Methods for forming nested and isolated lines in semiconductor devices | |
| US9831313B2 (en) | Method to thin down indium phosphide layer |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PB01 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| RJ01 | Rejection of invention patent application after publication | ||
| RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140326 |