CN101887682A - Method for eliminating low discharge of plasma display panel (PDP) at high temperature - Google Patents
Method for eliminating low discharge of plasma display panel (PDP) at high temperature Download PDFInfo
- Publication number
- CN101887682A CN101887682A CN 201010212429 CN201010212429A CN101887682A CN 101887682 A CN101887682 A CN 101887682A CN 201010212429 CN201010212429 CN 201010212429 CN 201010212429 A CN201010212429 A CN 201010212429A CN 101887682 A CN101887682 A CN 101887682A
- Authority
- CN
- China
- Prior art keywords
- electrode
- pdp
- high temperature
- discharge
- low discharge
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Control Of Gas Discharge Display Tubes (AREA)
- Control Of Indicators Other Than Cathode Ray Tubes (AREA)
Abstract
The invention discloses a method for eliminating low discharge of a plasma display panel (PDP) at a high temperature. The method comprises the following steps of: detecting the discharge state of the PDP; and reducing a potential between an X electrode and a Y electrode when low discharge is produced on the PDP, wherein a method for reducing the potential between the X electrode and the Y electrode is implemented by reducing the voltage of the X electrode or a reset scanning voltage. The method for eliminating the low discharge of the PDP at the high temperature of the invention is simple and easy to implement and has low cost.
Description
Technical field
The present invention relates to a kind of solution low discharge of plasma display panel (PDP) at high temperature method.
Background technology
PDP (Plasma Display Panel, plasma panel) is the preferred panel of large scale flat panel TV.PDP has adopted plasmatron as light-emitting component, corresponding pixel of each plasmatron on the screen, and as substrate, substrate keeps at a certain distance away screen with glass, forms discharge space one by one through the impermeability sealing-in all around.Scribble the metal conductive oxide film and make exciting electrode on the medial surface of two glass substrates, X electrode and Y electrode are at the upper strata glass substrate, and the A electrode is at lower floor's glass substrate.When add voltage on electrode, the plasma discharge phenomenon just takes place in the mixed gas in the discharge space.
The plasmatron of PDP is along with the discharge delay of temperature variation A electrode also can be different, and promptly when temperature was high, the discharge delay of A electrode can be discharged in advance with respect to normal temperature, and when temperature was hanged down, the discharge delay of A electrode can be delayed discharge with respect to normal temperature.When discharge delay shifts to an earlier date, can cause plasmatron to be shown as black, in the practical application, the situation that the low discharge that the aggregation discharge delay shifts to an earlier date appears in local plasmatron also on the panel of regular meeting, occur, be referred to as the face low discharge at PDP.
Phenomenon at PDP face low discharge, PDP manufacturer to PDP at high temperature the waveform of plasmatron carried out more research, be the oscillogram of plasmatron discharge delay under different temperatures as shown in Figure 1, when the Y electrode scans in the sweep interval of PDP work, the voltage X_shelf of X electrode is a constant, and stand-by period one of Y electrode scan reset rear wall electric charge regularly, it is constant that the voltage of X electrode is kept X_shelf, the voltage of Y electrode is-(V
Scan_L-Y_shelf), V
Scan_LBe the scanning voltage that resets.In the stand-by period of scanning, the interelectrode current potential V of X-Y
X-YFor: V
X-Y=X_shelf-[-(V
Scan_L-Y_shelf)]=X_shelf+V
Scan_L-Y_shelf.Voltage (X_shelf, V according to the normal temperature setting
Scan_L, Y_shelf), the interelectrode current potential V of scan period X-Y
X-YDuring to high temperature, because of this V
X-YThe reason that current potential is high, elongated from the stand-by period till the Sustain after scanning, Sustain is last can't to continue to keep discharge, causes generating plane low discharge under the high temperature.
This low discharge caused the part of PDP black patch to occur, has a strong impact on display effect.
Summary of the invention
The purpose of this invention is to provide a kind of method that solves PDP panel low discharge under the high temperature, method of the present invention can effectively solve at high temperature owing to shift to an earlier date the PDP face low discharge that discharge delay causes.This method is simple, be easy to realize, cost is low.
Method of the present invention is achieved through the following technical solutions:
A kind of method that solves PDP panel low discharge under the high temperature comprises the discharge condition that detects the PDP screen, when detecting the face generation low discharge of PDP screen, by reducing X electrode and the interelectrode current potential V of Y
X-YRealize solving PDP panel low discharge under the high temperature.
The method of PDP panel low discharge under the solution high temperature according to claim 1, the method by reducing current potential between X electrode and Y electrode is for reducing the X electrode voltage.
The method of PDP panel low discharge is characterized in that under the solution high temperature according to claim 1, and the method by reducing current potential between X electrode and Y electrode is for reducing the scanning voltage that resets.
Description of drawings
The present invention will illustrate by example and with reference to the mode of accompanying drawing, wherein:
Fig. 1 is the oscillogram of plasmatron discharge delay under different temperatures.
Fig. 2 is the schematic diagram of the embodiment of the invention one.
Fig. 3 is the schematic diagram of the embodiment of the invention two.
Embodiment
Disclosed all features in this instructions, or the step in disclosed all methods or the process except mutually exclusive feature and/or step, all can make up by any way.
Disclosed arbitrary feature in this instructions (comprising any accessory claim, summary and accompanying drawing) is unless special narration all can be replaced by other equivalences or the alternative features with similar purpose.That is, unless special narration, each feature is an example in a series of equivalences or the similar characteristics.
Present specification after the principle of generating plane discharge during high temperature, the form for the waveform that addresses this problem has been proposed.
Become because of X-Y inter-electrode voltage difference V in the sweep interval after resetting
X-YPart, even discharge delay in advance at high temperature reduces the interelectrode voltage difference V of X-Y
X-YIn time, can prevent to discharge in advance.
But the voltage of the PDP that normal temperature is provided with down, power supply are the difference output that can't carry out according to high temperature/low temperature/normal temperature, reduce the interelectrode potential difference (PD) V of X-Y with waveform
X-YDirection design.
Embodiment one:
As shown in Figure 2, be the schematic diagram of the embodiment of the invention one.For the discharge of A electrode is postponed as normal temperature, at first detect the discharge condition of A electrode, the moment in that the A electrode discharge takes place, the voltage X_shelf of X electrode is reduced H
I-z, promptly realize the interelectrode potential difference (PD) V of X-Y by the voltage X_shelf that reduces to reduce the X electrode
X-Y, discharge delay is returned to picture normal temperature state.
Embodiment two:
As shown in Figure 3, be the schematic diagram of the embodiment of the invention two.For the discharge of A electrode is postponed as normal temperature, at first detect the discharge condition of A electrode, in the moment that the A electrode discharge takes place, the scanning voltage V that resets
Scan_LReduce H
I-z, promptly by reducing to reduce the scanning voltage V that resets
Scan_LRealize the interelectrode potential difference (PD) V of X-Y
X-Y, discharge delay is returned to picture normal temperature state.
The present invention is not limited to aforesaid embodiment.The present invention expands to any new feature or any new combination that discloses in this manual, and the arbitrary new method that discloses or step or any new combination of process.
Claims (3)
1. a method that solves PDP panel low discharge under the high temperature comprises the discharge condition that detects the PDP screen, it is characterized in that, when detecting the face generation low discharge of PDP screen, reduces X electrode and the interelectrode current potential of Y.
2. the method for PDP panel low discharge is characterized in that under the solution high temperature according to claim 1, and the method that reduces current potential between X electrode and Y electrode is for reducing the X electrode voltage.
3. the method for PDP panel low discharge is characterized in that under the solution high temperature according to claim 1, and the method that reduces current potential between X electrode and Y electrode is for reducing the scanning voltage that resets.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010212429 CN101887682B (en) | 2010-06-29 | 2010-06-29 | Method for eliminating low discharge of plasma display panel (PDP) at high temperature |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201010212429 CN101887682B (en) | 2010-06-29 | 2010-06-29 | Method for eliminating low discharge of plasma display panel (PDP) at high temperature |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101887682A true CN101887682A (en) | 2010-11-17 |
| CN101887682B CN101887682B (en) | 2013-01-23 |
Family
ID=43073588
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201010212429 Expired - Fee Related CN101887682B (en) | 2010-06-29 | 2010-06-29 | Method for eliminating low discharge of plasma display panel (PDP) at high temperature |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101887682B (en) |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4104563A (en) * | 1976-12-30 | 1978-08-01 | International Business Machines Corporation | Writing and erasing in AC plasma displays |
| WO1998031001A1 (en) * | 1997-01-07 | 1998-07-16 | Thomson Tubes Electroniques | Method for controlling the addressing of an ac plasma display panel |
| CN1776782A (en) * | 2004-11-19 | 2006-05-24 | Lg电子株式会社 | Plasma display apparatus and driving method thereof |
| CN1787051A (en) * | 2004-12-09 | 2006-06-14 | Lg电子株式会社 | Plasma display apparatus and driving method thereof |
-
2010
- 2010-06-29 CN CN 201010212429 patent/CN101887682B/en not_active Expired - Fee Related
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4104563A (en) * | 1976-12-30 | 1978-08-01 | International Business Machines Corporation | Writing and erasing in AC plasma displays |
| WO1998031001A1 (en) * | 1997-01-07 | 1998-07-16 | Thomson Tubes Electroniques | Method for controlling the addressing of an ac plasma display panel |
| CN1776782A (en) * | 2004-11-19 | 2006-05-24 | Lg电子株式会社 | Plasma display apparatus and driving method thereof |
| CN1787051A (en) * | 2004-12-09 | 2006-06-14 | Lg电子株式会社 | Plasma display apparatus and driving method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101887682B (en) | 2013-01-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20080055288A1 (en) | Flat Display Apparatus and Driving Method for the Same | |
| US6621229B2 (en) | Plasma display panel and driving method to prevent abnormal discharge | |
| KR100839277B1 (en) | Plasma display panel device and its drive method | |
| CN101887682B (en) | Method for eliminating low discharge of plasma display panel (PDP) at high temperature | |
| US20080266211A1 (en) | Plasma Display Panel, Plasma Display Device, and Method for Driving Plasma Display Panel | |
| US20090079720A1 (en) | Method of driving plasma display panel and image display | |
| JP2006171330A (en) | Plasma display apparatus and driving method thereof | |
| CN1815535A (en) | Plasma display panel comprising energy recovery circuit and driving method thereof | |
| US6501447B1 (en) | Plasma display panel employing radio frequency and method of driving the same | |
| Jung et al. | Three-dimensional emission characteristics of a plasma display panel cell | |
| US20070035478A1 (en) | Plasma display apparatus and method or driving the same | |
| Tachibana et al. | 42.3: New Cell Structure with Priming Cells and Driving Method for High Speed Addressing in AC‐PDPs | |
| Shin et al. | New Sustain Waveform for Improving Luminous Efficacy in AC PDPs Having 200-$\mu\hbox {m} $ Electrode Gap | |
| JP4653250B2 (en) | Plasma display device and driving method thereof | |
| Choi et al. | Analysis of sustaining waveforms for improving luminance and luminous efficacy in AC plasma display panels | |
| Kim et al. | Study on the discharge modes of the microplasma generated in a plasma display with an auxiliary electrode | |
| US20090040143A1 (en) | Apparatus and method for driving a plasma display panel | |
| KR100447189B1 (en) | Structure for discharge cell of plasma dispaly panel | |
| KR100351828B1 (en) | Driving method for plasma display panel | |
| Song et al. | P‐107: High Resolution and High Luminous Efficacy AC Plasma Display Panel | |
| CN102361001B (en) | Plasma display screen, back substrate assembly of plasma display screen and manufacture technology thereof | |
| Lee et al. | Analysis of the driving characteristics for an ACPDP with an auxiliary electrode using the voltage‐transfer closed surface | |
| Kim et al. | The Characteristics of CLHS Driving for High Luminance Efficiency in AC PDP | |
| CN103903553A (en) | Method for solving low discharging after frame switching with high Xe content | |
| JP2011028188A (en) | Method of resetting long-gap pdp |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130123 Termination date: 20160629 |