AU695320B2 - Multiple access up converter/modulator and method - Google Patents

Description

WO 96/31942 PCTIUS96/02746 b MULTIPLE ACCESS UP CONVERTERJMODULATOR AND METHOD Field of the Invention The present invention relates to communication system transceivers, and more particularly, to a multiple access digital up converter/modulator for use in communication system transceivers.

Background of the Invention Transmitters and receivers for communication systems generally are designed such that they are tuned to transmit and receive one of a multiplicity of signals having widely varying bandwidths and which may fall within a particular frequency range.

It will be appreciated by those skilled in the art that these transmitters and receivers radiate or intercept, respectively, electromagnetic radiation within a desired frequency band. The electromagnetic radiation can be output from or input to the transmitter or receiver, respectively, by several types of devices including an antenna, a wave guide, a coaxial cable and an optical fiber.

These communication system transmitters and receivers may be capable of transmitting and receiving a multiplicity of signals; however, such transmitters and receivers generally utilize circuitry which is duplicated for each respective signal to be transmitted or received which has a different frequency or bandwidth. This circuitry duplication is not an optimal multi-channel communication unit design architecture, because of the added cost and complexity associated with building complete independent transmitters and/or receivers for each communication channel.

An alternative transmitter and receiver architecture is possible which would be capable of transmitting and receiving signals having SUBSTITUTE SHEET (RULE 26) L ::ii C i- -s I Ch I~U irp r' ~L~ilL~ WO 96/31942 PCT/US96/02746 2 a desired multi-channel wide bandwidth. This alternative transmitter and receiver may utilize a digitizer an analog-to-digital converter) which operates at a sufficiently high sampling rate to ensure that the signal of the desired bandwidth can be digitized in accordance with the Nyquist criteria digitizing at a sampling rate equal to at least twice the bandwidth to be digitized).

Subsequently, the digitized signal preferably is pre- or postprocessed using digital signal processing techniques to differentiate between the multiple channels within the digitized bandwidth.

With reference to FIG. 1, a prior wideband transceiver 100 is shown. Radio frequency (RF) signals are received at antenna 102 processed through RF converter 104 and digitized by analog-todigital converter 106. The digitized signals are processed through a discrete fourier transform (DFT) 108, a channel processor 110 and from channel processors 110 to a cellular network and a public switched telephone network (PSTN). In a transmit mode, signals received from the cellular network are processed through channel processors 110, inverse discrete fourier transform (IDFT) 114 and digital-to-analog converter 116. Analog signals from digital-toanalog converter 116 are then up converted in RF up converter 118 and radiated from antenna 120.

A disadvantage of this alternative type of commniication unit is that the digital processing portion of the communication unit must have a sufficiently high sampling rate to ensure iliat the Nyquist criteria is met for the maximum bandwidth of the received electromagnetic radiation which is equal to the sum of the individual communication channels which form the composite received electromagnetic radiation bandwidth. If the composite bandwidth signal is sufficiently wide, the digital processing portion of the communication unit is very costly and consumes a considerable amount of power. Additionally, the channels produced by a DFT or IDFT filtering technique must typically be adjacent to each other.

ML. I I- CP I p-PP P WO 96/31942 PCT/US96/02746 3 A need exists for a transmitter and a receiver, like the one which is described above, which is capable of transmitting and receiving a multiplicity of signals within corresponding channels with the same transmitter or receiver circuitry. However, this transmitter and receiver circuitry preferably should reduce communication unit design constraints associated with the above transceiver architecture. If such a transmitter and receiver architecture could be developed, then it would be ideally suited for cellular radiotelephone communication systems. Cellular base stations typically need to transmit and receive multiple channels within a wide frequency bandwidth 824 megahertz to 894 megahertz). In addition, commercial pressures on cellular infrastructure and subscriber equipment manufacturers are prompting these manufacturers to find ways to reduce the cost of communication units. Similarly, such a multi-channel transmitter and receiver architecture would be well suited for personal communication systems (PCS) which will have smaller service regions (than their counterpart cellular service regions) for each base station and as such a corresponding larger number of base stations will be required to cover a given geographic region.

Operators which purchase base stations ideally would like to have a less complex and reduced cost unit to install throughout their licensed service regions.

An additional advantage may be gained by cellular and PCS manufacturers as the result of designing multi-channel communication units which share the same analog signal processing portion. Traditional communication units are designed to operate under a single information signal coding and channelization standard.

In contrast, these multi-channel communication units include a digital signal processing portion which may be reprogrammed, at will, through software during the manufacturing process or in the field after installation such that these multi-channel communication units i f j 4 may operate in accordance with any one of several information signal coding and chanellization standards.

Another disadvantage of traditional communication system design is that the hardware associated with the communication system is typically dedicated to a single access method advanced mobile phone service (AMPS), narrowband advanced mobile phone service (NAMPS), United States digital cellular (USDC), personal digital cellular (PDC) and the like communication access methods). In order to provide multiple access, access to the communication system through many of the access methods, significant hardware duplication, at considerable cost, is required. Therefore, there is a need for a communication system which provides for multiple access while not significantly increasing the amount of required hardware, and hence associated o oo" o o cost.

Summary of the Invention 00 PO 15 The present invention provides an up converter/modulator including: a first selector and a second selector each having a plurality of inputs and an output, the outputs of each of the first and second selectors being coupled to a so o00 first interpolating filter and a second interpolating filter, respectively; 000 q 0 0 an output of the first interpolating filter being selectively coupled to a f'rst o 20 mixer and a first adder, the first adder being further coupled to receive a first .oD.

programmable phase value and an output of which is coupled to a first phase accumulator; 0000 an output of the first phase accumulator being coupled to a first sinusoid generator and selectively coupled to a second sinusoid generator; an output of the second interpolating filter being selectively coupled to a second mixer and a second adder, the second adder being further coupled to receive a second programmable phase value and an output of which is coupled to a second phase accumulator; an output of each of the first and second mixers being selectively coupled to an output adder and to inputs of each of the first and second mixers, respectively; and an output of the second phase accumulator being selectively W0RDKYUS 53S66CMOC i I ir sl~i~ i-.Yi~d 4a coupled to said second sinusoid generator.

The present invention also provides a multi-mode up converter/modulator including: a first selector and a second selector each having a plurality of inputs and an output, the plurality of inputs coupled to receive a plurality of input signals and each of the first and second selectors being operable to select one of the plurality of input signals; the outputs of the first and second selectors coupled to inputs of first and second interpolating filters, respectively; wherein in a first operating mode: an input signal having a first component and a second component is coupled to the up converter/modulator such that the first component is coupled via the first selector to the first interpolating filter and the second component is coupled via the second selector to the second interpolating filter, respectively; 00 tI t an output of the first interpolating filter is coupled to a first input of a first mixer, an output of a first sinusoid generator is coupled to a second input of the first mixer and the output of the first mixer is coupled to a first input of an output adder; San output of the second interpolating filter is coupled to a first input of a second mixer, an output of a second sinusoid generator is coupled to a second 20 input of the second mixer, and an output of the second mixer is coupled to a second input of the output adder; and a first phase accumulator coupled to receive a first programmable phase value and a phase value output of which is coupled to an input of each of the first and second sinusoid generators; and, wherein in a second operating mode: a first input signal and a second input signal are coupled to the up converter/modulator such that the first input signal is coupled via the first selector to the first interpolating filter and the second input signal is coupled via the second selector to the second interpolating filter; the output of the first interpolating filter is coupled to a first programmable scaler, a first adder is coupled to receive a scaled output from the first programmable scaler and a first phase value, a first summed output value of RAI which is coupled to the first phase accumulator the phase value output of which is o coupled to the first sinusoid generator; and CA 'AtMHD'YUe'PSS66CMfOC

''TO

4b the output of the second interpolating filter is coupled to a second scaler, a second adder is coupled to receive a scaled output from the second scaler and a second phase value, a second summed output of which is coupled to a second phase accumulator the phase value output of which is coupled to the second sinusoid generator.

The present invention further provides an apparatus for up converting/modulating communication signals including: means for selecting from a plurality of input signals a first signal having a first signal component and a second signal component, or a second signal and a third signal, each having a single signal component; when the first signal is o09 o 40 selected: means for interpolating the first signal component and the second signal Goo ai component, to produce a first and second interpolated signal component, respectively; means for mixing the first interpolated signal component with an output of a first means for generating a sinusoid signal to produce a first mixed signal; means for mixing the second interpolated signal component with an output 0 of a second means for generating a sinusoid signal to produce a second mixed 4oo o signal; and means for adding the first and second mixed signals; and when the o 20 second signal is selected: 4409 means for interpolating the second signal and the third signal, to produce a second interpolated signal and a third interpolated signal; o0oo o means for generating a first programmed phase value from the first 0 0 °interpolated signal; means for generating a second programmed phase value from the third interpolated signal; and means for generating a first sinusoid output signal and a second sinusoid output signal from the second interpolated signal and the third interpolated signal, respectively.

The present invention yet further provides a method of up converting/modulating communication signals of multiple access formats including S the steps of: ~u-il a 4c s7;lecting either a communication signal under a first acce.ss format having a first component and a second component or a pair of communication signals, each under a second access format; when the communication signal under the first access format is selected: interpolating the first component and the second component; mixing an interpolated first component with a first sinusoid signal and an interpolated second component with a second sinusoid signal; and summing an interpolated and mixed first component and an interpolated and mixed second component; and when the pair of communication signals are selected: o interpolating a first signal of the pair of communication signals and a second 2 signal of the pair of communication signals; summing an interpolated first signal and a first programmed phase value and summing an interpolated second signal and a second phase value; determining a first phase angle from a summed first signal and a second phase angle from a summed second signal; and generating a first sinusoid from the first phase angle and a second sinusoid from the second phase angle.

The present invention yet further provides a multiple access digital transmitter including: a plurality of channel processors receiving communication signals and processing the communication signals for transmission on one of a plurality of communication channels; a plurality of multiple access up converter/modulators respectively associated with each of the plurality of communication channels and connected to the channel processors for up converting and modulating the communication signals according to one of a plurality of access methods to digital intermediate frequency signals; a plurality of digital summers connecting the multiple access up converters/modulators for summing the digital intermediate frequency signals into digital intermediate frequency signal subgroups; C IW N i 4d a digital-to-analog converter for converting the digital intermediate frequency signal sub-groups into an analog signal; a radio-frequency up converter coupled to the digital-to-analog converter for converting the analog signal to a radio frequency signal; and a power amplifier coupled to the up converter for amplifying the radio frequency signal and for communicating the radio frequency signal to an antenna.

Brief Description of the Drawings The many advantages and features of the present invention will be appreciated from the following detailed description of several preferred a 10 embodiments of the invention with reference to the attached drawings in which: S: FIG. 1 is a block diagram of a prior art multi-channel transceiver; FIG. 2 is a block diagram representation of a multi-channel receiver in accordance with a preferred embodiment of the present invention; FIG. 3 is a block diagram representation of a multi-channel transmitter in accordance with a preferred embodiment of the present invention; -C C' a~ C 0C C C C C3 CF C:WMNWOROYUEP5356C.DOC 1 WO 96/31942 PCT/US96/02746 FIG. 4 is a block diagram representation of a multi-channel transceiver in accordance with a preferred embodiment of the present invention; FIG. 5 is a block diagram representation of the multi-channel receiver show k in FIG. 2 and modified to providc per-channel scanning in accordance with another preferred embodiment of the present invention; FIG. 6 is a block diagram representation of a multi-channel transceiver in accordance with another preferred embodiment of the present invention; FIG. 7 is a block diagram representation of a multi-channel transceiver in accordance with another preferred embodiment of the present invention; FIG. 8 is a block diagram representation of data routing in a multi-channel transceiver in a.cordance with a preferred embodiment of the present invention; FIG. 9 is a block diagram representation of data routing in a multi-channel transceiver in accordance with another preferred embodiment of the present invention; FIG. 10 is a block diagram representation of data routing in a multi-channel transceiver in accordance with another preferred embodiment of the present invention; FIG. 11 is a block diagram representation of a digital converter module for the multi-channel transmitter of FIG. 5 and further in accordance with a preferred embodiment of the present invention; FIG. 12 is a block diagram representation of a preferred embodiment of a digital down converter in accordance with the present invention; FIG. 13 is a block diagram representation of a preferred embodiment of a digital up converter in accordance with the present invention; .i }i

II

F1 i WO 96/31942 PCT/US96/02746 6 FIG. 14 is a block diagram representation of an up converter adaptable to the digital up converter of the present invention; FIG. 15 is a block diagram representation of a modulator adaptable to the digital up converter of the present invention; FIG. 16 is a block diagram representation of a preferred embodiment up converter/modulator for the digital up converter of the present invention; FIG. 17 is a block diagram representation of a preferred embodiment of a channel processor card in accordance with the present invention; FIG. 18 is a block diagram representation of another preferred embodiment of a channel processor card in accordance with the present invention; and FIG. 19 is a flowchart illustrating a scan procedure in accordance with a preferred embodiment of the present invention.

Detailed Description of a Preferred Embodiment The present invention is directed to a wideband multi-channel transmitter and receiver (transceiver) which incorporates a high degree of flexibility and redundancy and which is particularly adaptable to the cellular or PCS communication systems. The transceiver provides support for multiple antennas for either sectorized cellular operation, diversity reception, redundancy or as preferred, a combination of all of these features with enhanced user capacity at reduced cost. The transceiver of the present invention accomplishes these and many other features through a practical architecture which enhances performance through incorporation of substantial digital processing and dynamic equipment sharing (DES).

41 Iia

-I

WO 96/31942 PCT/US96/02746 7 The present invention further provides for multiple access without significant hardware duplication. A transceiver according to the present invention incorporates programmable digital down converters (DDCs) and programmable digital up converters (DUCs).

That is, each of the DUCs and DDCs may be programmed to provide varying decimation/interpolation ratios to accommodate access methods with varying signal formats and bandwidths. However, the programmability of the DUC does not entirely provide for multiple access. Therefore, the DUC of the present invention also incorporates a unique hardware structure which provides both frequency modulation (FM) as well as quadrature (I and Q) up conversion without significant hardware duplication and associated cost.

With reference to FIG. 4, a transceiver 400 according to a preferred embodiment of the present invention is shown. For ease of discussion, preferred embodiments of wideband multi-channel digital receiver and transmitter portions, 200 and 300, respectively, of transceiver 400 are discussed. Furthermore, to present a preferred implementation of the present invention, a transceiver operable in the cellular radio frequency (RF) band is presented. It should be understood, however, that the present invention may be easily adapted to service any RF communication band including, for example, the PCS and the like bands.

With reference then to FIG. 2, a wideband multi-channel digital receiver portion (receiver) 200 in accordance with a preferred embodiment of the present invention is shown. The receiver 200 includes a plurality of antennas 202 (individually antennas 1) which are coupled, respectively, to a plurality of radio-frequency mixers 204 for converting RF signals received at antennas 202 to intermediate frequency (IF) signals. It should be appreciated that the mixers 204 contain the appropriate signal processing elements at I i least including filters, amplifiers, and oscillators for prean output adder and to inputs or eacn or me Tirst ana secona mixers, respectively; WO 96/31942 PCT/US96/02746 8 conditioning the received RF signals, isolating the particular RF band of interest and mixing the RF signals to the desired IF signals.

The IF signals are then communicated to a plurality of analogto-digital converters (ADCs) 210 where the entire band of interest is digitized. One past disadvantage of prior wideband receivers was the requirement that the ADC, to completely and accurately digitize the entire band, operate at a very high sampling rate. For example, the cellular A and B bands occupy 25 megahertz (MHz) of RF spectrum.

In accordance with the well known Nyquist criteria, to accurately digitize the entire cellular bands with a single ADC would require a device capable of operating at a sampling rate of more than 50 MHz (or 50 million samples per second, 50 Ms/s). Such devices are becoming more common and it is contemplated within the scope of the present invention to utilize the latest ADC technology. However, commonly assigned United States Patent Applications filed of even date herewith and entitled "Split Frequency Band Signal Digitizer and Method" by Smith et al. and "Wideband Frequency Signal Digitizer and Method" by Elder, the disclosures of which are hereby expressly incorporated herein by reference, disclose devices and methods for completely and accurately digitizing a wideband frequency signal using ADCs operating at lower sampling rates. The ADCs 210 digitize the IF signals thereby producing digital signals.

These digital signals are then communicated to digital down converters (DDCs) 214.

The DDC 214 of the preferred embodiment, seen more clearly in FIG. 12, includes a switch 1216 which allows DDC 214 to select IF signals from any one of the plurality of antennas 202. Based on the state of switch 1216, the DDC 214 accepts a high speed stream of digital words approximately 60 MHz) from the ADC 210 associated with the selected antenna, in the preferred embodiment via a backplane interconnect 1108, FIG. 11. The DDC 214 is operable to select a particular frequency (in the digital domain), to provide WO 96/31942 PCJrUS96/02746 9 decimation (rate reduction) and to filter the signal to a bandwidth associated with channels of the communication system. With particular reference to FIG. 12, each DDC 214 contains a numerically controlled oscillator (NCO) 1218 and a complex multiplier 1220 to perform a down conversion on the digital word stream. Note, this is a second down conversion since a first down conversion was performed on the received analog signal by mixers 204. The result of the down conversion and complex multiplication is a data stream in quadrature, having in-phase, I, and quadrature, Q, components, which has been spectrally translated to a center frequency of zero hertz (baseband or zero IF). The I,Q components of the data stream are communicated to a pair of decimation filters 1222, respectively, to reduce the bandwidth and the data rate to a suitable rate for the particular communication system air interface (common air interface or CAI) being processed.

In the preferred embodiment, the data rate output of the decimation filters is about 2.5 times the desired bandwidth of the CAI. It should be understood that the desired bandwidth may change the preferred decimation filters 1222 output rate. The decimated data stream is then low pass filtered to remove any undesirable alias components through digital filters 1224. Decimation filters 1222 and digital filters 1224 provide rough selectivity, final selectivity is accomplished within the channel processors 228 in a known manner.

Observed in FIG. 2, a plurality of DDCs 214 are provided in the preferred embodiment and each are interconnected to ADCs 210.

Each of the DDCs 214 can select one of the plurality of ADCs 210/antennas 202 from which to receive a high speed digital word stream via backplane 1106. The outputs of the DDCs 214, a low speed data stream approximately 10 MHz, baseband signal), are connected to a time domain multiplex (TDM) bus 226 for communication to a plurality of channel processors 228 via output formatter 1232. By placing the outputs of the DDCs on TDM bus :i 1 1, e i i 1-r .51. N r: WO 96/31942 PCT/US96/02746 j 226, it is possible to have any one of the channel processors 228 select any one of the DDCs 214 for receiving a baseband signal. In the event of a failure of a channel processor 228 or a DDC 214, the channel processors 228 would be operable, via the control bus 224 and control bus interface 1234, to interconnect available channel processors to available DDCs with appropriate contention/arbitration processing to prevent two channel processors from attempting to access the same DDC. In the preferred embodiment, however, the DDCs 214 are allocated a dedicated time slot on TDM bus 226 for interconnection to a particular channel processor 228.

The channel processors 228 are operable to send control signals via the control bus 224 to the DDCs 214 for setting digital word stream processing parameters. That is, the channel processors 228 can instruct the DDCs 214 to select a down conversion frequency, a decimation rate and filter characteristics bandwidth shape, etc.) for processing the digital data streams. It is understood that the NCO 1218, complex multiplier 1220, decimator 1222 and digital filter 1224 are responsive to numerical control to modify the signal processing parameters. This allows receiver 200 to receive communication signals conforming to a number of different air interface standards.

With continued reference to FIG. 2, the receiver of the present invention further provides a plurality of receiver banks (two shown and illustrated as 230 and 230'). Each of the receiver banks 230 and 230' include the elements described above prior to TDM bus 226 for receiving and processing a radio frequency signal. In order to provide diversity reception with the present invention, a pair of adjacent antennas, one from antennas 202 and one from antennas 202' (individually referenced as each associated with receiver banks 230 and 230', respectively, are designated to service a sector of the communication system. The signals received at each antenna 202 and 202' are processed independently through receiver 4E WO 96/31942 PCT/US96/02746 11 banks 230 and 230', respectively. The outputs of the receiver banks 230 and 230' are communicated respectively on TDM buses 226 and 226', although it is understood that a single bus may be used, to the channel processors 228, wherein the diversity reception is accomplished.

The channel processors 228 receive the baseband signals and perform the required baseband signal processing, selectivity to recover communication channels. This processing at least includes audio filtering in analog CAI communication systems, forward error correction in digital CAI communication systems, and receive signal strength indication (RSSI) in all communication systems. Each channel processor 228 recovers traffic channels independently.

Furthermore, to provide diversity, each channel processor 228 is operable to listen to each of the pair of antennas assigned to a sector and to thereby receive and process two baseband signals, one per antenna. The channel processors 228 are further provided an interface 436, FIG. 4, to the communication network, for example in a cellular communication system to a base station controller or mobile switching center, via a suitable interconnect With reference to FIG. 17 a preferred embodiment of a channel processor 228 is shown. As will be described, each of the channel processors is operable for both transmit and receive operations. In 1the preferred embodiment, each channel processor 228 is capable of servicing up to 8 communication channels of the communication system in both transmit and receive (4 channels in receive mode with diversity). The low speed baseband signal from TDM buses 226 or S226' are received respectively at input/output ports 1740 and 1740' and are communicated to a pair of processors 1742 and 1742'.

Associated with each processor 1742 and 1742', are digital signal processors (DSPs) 1744 and 1744' and memory 1746 and 1746'.

Each processor 1742 and 1742' is operable to service four (4) communication channels. As can be seen in FIG. 17, in a preferred I WO 96/31942 PCT/US96/02746 12 embodiment, the processors 1742 and 1742' are configured to listen to either one, or both as is required in the preferred diversity arrangement, of the receiver banks 230 or 230'. This structure, while also enabling diversity, provides redundancy. In the receive mode if one of the processors 1742 or 1742' fails, only diversity is lost as the other processor 1742 or 1742' is still available to process the uplink baseband signals from the other receiver bank. It should be appreciated that processors 1742 and 1742' can be implemented with appropriate diversity selection or diversity combining processing capability. Processors 1742 and 1742' are further in communication with control elements 1748 and 1748', respectively, for processing and communicating control information to the DDCs 214 via I/O ports 1740 and 1740' and the control bus 224 as described.

With continued reference to FIG. 17 and reference to FIG. 4, the transmitter portion 300 (transmitter) of transceiver 400 will be described. In a transmit mode, the channel processors 228 receive downlink communication signals from the communication system network (via interface 436 not shown in FIG. 17) for communication over a communication channel. These downlink signals can be, for example, control or signaling information intended for the entire cell a page message) or a particular sector of a cell a handoff command) or downlink voice and/or data a traffic channel).

Within channel processors 228, processors 1742 and 1742' independently operate on the downlink signals to generate low speed baseband signals. In transmit mode, the channel processors 228 are capable of servicing eight communication channels (either traffic channels, signaling channels or a combination thereof). If one of the processors 1742 or 1742' fails, the effect on the system is a loss of capacity, but not a loss of an entire sector or cell. Moreover, removing one of the plurality of channel processors 228 from the communication system results in the loss of only eight channels. i

'I-

WO 96/31942 PCT/US96/02746 13 The processing of the baseband signals through the transmitter 300 is complementary to the processing completed in the receiver 200. The low speed baseband signals are communicated from the channel processors 228 via I/O ports 1740 or 1740' to TDM downlink busses 300 and 300', although a single bus may be used, and from there to a plurality of digital up converters (DUCs) 302.

The DUCs 302 interpolate the baseband signals to a suitable data rate. The interpolation is required so that all baseband signals from the channel processors 228 are at the same rate allowing for summing the baseband signals at a central location. The interpolated baseband signals are then up converted to an appropriate IF signal such as quadrature phase shift keying (QPSK) differential quadrature phase shift keying (DQPSK), frequency modulation (FM) or amplitude modulation (AM) signals (with I,Q input, the modulation is accomplished within the channel processors 228). The baseband signals are now carrier modulated high speed baseband data signals offset from zero hertz. The amount of offset is controlled by the programming of the DUCs 302. The modulated baseband signals are communicated on a high speed backplane interconnect 304 to signal selectors 306. The signal selectors are operable to select sub-groups of the modulated baseband signals. The selected sub-groups are communication channels which are to be transmitted within a l particular sector of the communication system. The selected subgroup of modulated baseband signals are then communicated to I 25 digital summers 308 and summed. The summed signals, still at high speed, are then communicated, via backplane interconnect 1130 to digital-to-analog converters (DACs) 310 and are converted to IF analog signals. These IF analog signals are then up converted by up converters 314 to RF signals, amplified by amplifiers 418 (FIG. 4) and radiated from tennas 420 (FIG. 4).

In the preferred embodiment, to once again provide enhanced system reliability, a plurality of DACs 310 are provided with groups j WO 96/31942 PCT/US96/02746 14 311 of three DACs being arranged on RF shelves, one DAC associated with a shelf. The groups of DACs 311 convert three summed signals, received on separate signal busses 313 of backplane interconnect 1130, to analog signals. This provides for increased dynamic range over what could be achieved with a single DAC. This arrangement further provides redundancy since if any of the DACs fail, there are others available. The result is merely a decrease in system capacity and not a loss of an entire sector or cell. The outputs of a group of DACs 311 receiving'signals for a sector of the communication system are then analog summed in summers 312, with the summed analog signal being communicated to up converters 314.

Similar to the receiver 200, the transmitter 300 is also arranged with a plurality of transmitter banks (two shown as 330 and 330').

The transmitter banks 330 and 330' include all of the equipment for the transmitter 300 between the channel processors 228 and the amplifiers 418. The output of the up converters 314, up converting summed analog signals for a sector of the communication system, for each transmitter bank 330 and 330' are then summed in RF summers 316. The summed RF signals are then communicated to amplifiers 418 and radiated on antennas 420. If an entire transmitter bank 330 or 330' fails, the effect is still only a loss of system capacity and not a loss of an entire portion of the communication system.

With reference to FIG. 13 a DUC 302 in accordance with a preferred embodiment of the present invention is shown. In the preferred embodiment, there is provided a plurality of DUCs 302 each of which includes an up converter/modulator 1340 which receives downlink baseband signals from busses 300 and 300' and control signals from control bus 224 via formater circuits 1341.

The output of the up converter/modulator 1340 is then communicated to selector 306. In the preferred embodiment, selector 306 can take the form of banks of dual-input AND gates, NC:WNORDWCYEPS356CMOC i4 iiii- WO 96/31942 PCTUS96/02746 one input of which is connected to one bit of the data word the modulated baseband signal). With the control line held high (logical the outputs will follow the transitions of the inputs. The output of selector 306 is then communicated to a digital summer bank 1308, which adds data from previous digital summers associated with other DUCs onto one of a plurality of signal paths 313. Each signal path, as indicated, is associated with a sector of the communication system and communicates the summed signals to DAC groups 311. If selector 306 is open, the output of selector 306 is zeros, and as an input to summer 1308 leaves the incoming signal unchanged. It should also be understood that scaling may be required on the input, the output or both of summers 1308 for scaling the summed digital signal within the dynamic range of the summers 1308. In this manner, the outputs of the DUCs, representing signals destined for particular sectors of the communication system can be summed into a single signal for conversion to an analog signal. Or, as is accomplished in the preferred embodiment, may be further collected in sets and converted to analog signals by multiple DACs for enhancing the dynamic range and providing redundancy.

With reference to FIG. 14, an up converter 1400 for I,Q modulation in accordance with the present invention is shown. The up converter 1400 includes first and second interpolation filters 1402 and 1404 finite impulse response (FIR) filters) for interpolating the I,Q portions of the baseband signal, respectively.

The interpolated I,Q portions of the baseband signal are up converted in mixers 1406 and 1408, receiving input from numerically controlled oscillator 1410. Numerically controlled i'i oscillator (NCO) 1410 receives as an input the product of the up conversion frequency, oo, and the inverse sample rate, which is a fixed phase increment dependent on the up conversion frequency.

This product is supplied to a phase accumulator 1412 within NCO 1410. The output of phase accumulator 1412 is a sample phase, Q, 1_ c i r lr" ic:lNWOnlEV053S66C.DOG WO 96/31942 PCT/US96/02746 16 which is communicated to sine and cosine generators 1414 and 1416, respectively, for generating the up conversion signals. The up converted I,Q portions of the baseband signal are then summed in summer 1418 providing the modulated IF signal output of up converter 1400.

In FIG. 15, a modulator 1500 for R,O modulation, direct modulation of the phase, is shown. Modulator 1500 provides a simplified way of generating FM over up converter 1400. The baseband signal is communicated to interpolation filter 1502( a FIR filter) which is then scaled by kr in scaler 1504. The interpolated and scaled baseband signal is then summed in summer 1506 with the fixed phase increment QooT in a numerically controlled oscillator/modulator (NCOM) 1508. This sum is then communicated to a phase accumulator 1510 which outputs a sample phase, D, which in turn is communicated to a sinusoid generator 1512 for generating the modulated IF signal output of modulator 1500.

The devices shown in FIGs. 14 and 15 are suitable for use in up converter/modulator 1340 of the present invention. However, the up converter 1400 is not efficient with respect to generating FM, while modulator 1500 does not provide I,Q up conversion. In FIG. 16, a preferred up converter/modulator 1340 is shown which provides both I,Q up conversion and FM modulation, and hence, provides for multiple access using various access methods without significantly increasing base station hardware and cost. Up converter/modulator 1340 provides I,Q up conversion for a single baseband signal or R,© modulation for two baseband signals.

The I,Q portions of the baseband signal or two R,G signals are input to up converter/modulator 1340 at ports 1602 and 1604, respectively. Signal selectors 1606 and 1608 are provided and select between the I,Q or R,O signals based upon the mode of operation ot up converter/modulator 1340.

FI I- r. o I I II l I Jtl IC V^™W40WYUlP53&S6C.UC WO 96/31942 PCT/US96/02746 17 With respect to processing of an I,Q signal, the I portion of the signal is communicated from selector 1606 to interpolation filter, an FIR filter) 1610. The interpolated I signal is then communicated to mixer 1612 where it is up converted by a sinusoid from cosine generator 1614. Cosine generator 1614 receives an input sample phase D from phase accumulator 1616. A selector 1618 is provided and selects a zero input for I,Q up conversion. The output of selector 1618 is scaled by kc in scaler 1620 yielding a zero output which is added to cOot in adder 1622. This sum, which is coo in the I,Q up conversion case, is input to phase accumulator 1616 to produce the sample phase output, (D.

Processing of the Q portion of the signal is similar. The Q signal is selected by selector 1608 and communicated to interpolation filter an FIR filter) 1626. The interpolated Q signal is then communicated to mixer 1628 where it is up converted by a sinusoid from sine generator 1630. Sine generator 1630 receives an input from selector 1632 which selects the sample phase, D, generated by phase accumulator 1616 in the I,Q case. The up converted I,Q signals are then summed in summer 1634 as the up converted/modulated output of up converter/modulator 1340 in the I,Q mode.

In R,O processing, the selectors 1606 and 1608 select two separate R,O signals. For R,O processing, up converter/modulator 340 is operable to process two R,O signals simultaneously. The first signal, R,G-1 is interpolated and filtered in interpolation filter 1610.

In the R,O case, selector 1618 selects the interpolated R,0-l signal 1which is scaled by kt in scaler 1620 and added to (oot in adder 1622.

The output of adder 1622 is then communicated to phase accumulator 1616 which produces a sample phase, 0D which is input to cosine generator 1614. The output of cosine generator 1614 is one of two modulated IF signal outputs of up converter/modulator 1340 in R,O processing mode.

0'i -Nr o01 WO 96/31942 PCTfUS96/02746 18 The second R,e signal, R,E-2, is selected by selector 1608 and is communicated to interpolation filter 1626. The interpolated 2 signal is then communicated to scaler 1636 where it is scaled by k't.

The scaled signal is then summed with Oot in adder 1638. The output of adder 1638 is input to phase accumulator 1640 which produces an output sample phase, D, which is selected by selector 1632 and communicated to sine generator 1630. The output of sine generator 1630 is the second of two modulated IF signal outputs of up converter/modulator 1340 in R,G processing mode.

It will be appreciated that the value o)ot communicated to adders 1622 and 1638 may be unique to provide the proper phase output associated with either cosine generator 1614 or sine generator 1630. Furthermore, the values of Wot may be programmable under control of the channel processors 228, for example, to select a particular carrier frequency output from cosine generator 161.4 or sine generator 1630. Likewise, the scaler value kt may be similarly programmable to select frequency deviation.

Having now described separately the receiver 200 and transmitter 300 portions of transceiver 400, transceiver 400 will be described in more detail with reference to FIG. 4. Transceiver 400 is structured in a pair of transceiver banks 402 and 404. Each bank is identical and includes a plurality of RF processing shelves 406.

Each RF processing shelf 406 houses a RF mixer 408 and an ADC 410 which are coupled to receive and digitize a signal from antenna 412. RF processing shelf 406 further includes three DACs 414, the outputs of which are summed by summer 416 and communicated to RF up converter 418. The output of RF up converter 417 is further :i: communicated to an RF summer 419 for summing with a corresponding output from transceiver bank 404. The summed RF signal is then communicated to amplifier 418 where it is amplified before being radiated from antenna 420.

WO 96/31942 PCT/US96/02746 19 Received signals from ADC 410 are interconnected to a plurality of digital converter modules (DCMs) 426 via receive busses 428. Similarly, transmit signals are communicated from DCMs 426 to DACs 414 via transmit busses 430. As will be appreciated, receive busses 428 and transmit busses 430 are high speed data buses implemented into a backplane architecture within RF frame 432. In the preferred embodiment, communication over the backplane is at approximately 60 MHz, however, the close physical relationship of the elements allows for such high speed communication without significant errors in the high speed data signal.

With reference to FIG. 11 a preferred embodiment of a DCM 426 is illustrated. DCM 426 includes a plurality of DDC application specific integrated circuits (ASICs) 1102 and a plurality of DUC ASICs 1104 for providing receive and transmit signal processing.

Receive signals are communicated from antennas 412 via a receive backplane interconnect 1108, backplane receiver 1106 and buffer/driver bank 1107 to DDC ASICs 1102 over communication links 1110. In the preferred embodiment, DCM 426 includes ten DDC ASICs 1102 each DDC ASIC 1102 having implemented therein three individual DDCs, as described above. In the preferred embodiment, eight of the DDC ASICs 1102 provide communication channel functions while two of the DDC ASICs 1102 provide scanning functions. The outputs of DDC ASICs 1102 are communicated via links 1112 and backplane formater 1114 and backplane drivers 1116 to the backplane interconnect 1118. From backplane interconnect 1118, receive signals are communicated to an interface media 450 (FIG. 4) for communication to a plurality of channel processors 448 arranged in groups in processor shelves 446.

In transmit mode, transmit signals are communicated from channel processors 448 over the interface media 450 and backplane interconnect 1118 through transmit backplane ieceivers 1120 to a plurality of DUC ASICs 1104 via selector/formater 1124. Each of i w- WO 96/31942 :,CITfUTS96/02746 the DUC ASICs 1104 contain four individual DUCs, the DUCs as described above, for processing four communication channels in R,O mode or two communication channels in I,Q mode. The outputs of DUC ASICs 1104 are communicated via links 1126 to transmit backplane drivers 1128 and backplane interconnect 1130 for communication to the DACs 414 It should be understood that suitable provision is made for providing clock signals to the elements of DCM 426 as generally indicated as 460.

With respect to interface media 450, located between the DCMs 426 and the channel processors 448, interface media 450 may be any suitable communication media. For example, interface media may be a microwave link, TDM span or fiber optic link. Such an arrangement would allow for channel processors 448 to be substantially remotely located with respect to the DCMs 426 and the RF processing shelves 406. Hence, the channel processing functions could be accomplished centrally, while the transceiver functions are accomplished at a communication cell site. This arrangement simplifies construction of communication cell sites as a substantial portion of the communication equipment can be remotely located from the actual communication cell site. The result is a savings to the operator by way of physical space required for equipment and in more centralized operation and maintenance activity.

As shown in FIG. 4, transceiver 400 includes three DCMs 426, with a capability of twelve communication channels per DCM 426.

This arrangement provides system reliability. Should a DCM 426 fail, the system loses only a portion of the available communication channels. Moreover, DCMs may be modified to provide multiple air interface capability. That is the DDCs and DUCs on the DCMs may be individually programmed for particular air interfaces. Hence, transceiver 400 provides multiple air interface capability.

-IP

i i i z I oil WO 96/31942 PCT/US96/02746 21 As appreciated from the foregoing, there are numerous advantages to the structure of transceiver 400. With reference to FIG. 5 a receiver 500 of transceiver 400 is shown which is very similar to the receiver 200 shown in FIG. 2. The plurality of DDCs 214 and the interconnecting TDM bus 226 have been removed for clarity only, and it should be understood that receiver 500 includes these elements. Receiver 500 includes an additional DDC 502 interconnected as before via a selector 504 to ADCs 506 for receiving uplink digital signals from antennas 508/mixers 509 and for communicating data signals to channel processors 510 via data bus 514. During operation, it may be necessary for a channel processor 510 to survey other antennas, antennas other than an antenna it is presently processing a communication channel for, to determine if it is communicating over the best antenna in the communication cell. That is, if an antenna servicing another sector of the communication cell provides better communication quality, the communication link should be reestablished on that antenna. To determine the availability of such antennas providing better communication quality, the channel processor scans each sector of the communication cell. In the present invention, this is accomplished by having the channel processor 510 seize DDC 502 and program it, via the control bus 512, to receive communications from each of the antennas in the communication cell. The information received, for example received signal strength indications (RSSI) and the like, are evaluated by channel processors 510 to determine if a better antenna exists. The processing in DDC _d502 is identical to the processing accomplished in DDCs 214, with the exception that DDC 502, under instruction of channel processor 510, receives signals from a plurality of the antennas in the communication cell as opposed to a single antenna servicing an active communication channel WO 96/31942 PCTfUS96/02746 22 FIG. 19 illustrates a method 1900-1926 of accomplishing this per-channel scanning feature. The method enters at bubble 1900 and proceeds to step 1902 where a timer is set. The channel processor then checks if DDC 302 is idle, decision step 1904, not presently performing a scan for another channel processor; and, if it is idle, checks to see if the control bus 312 is also idle, decision step 1906.

If it is, the timer is stopped 1908 and channel processor 310 seizes the control bus 312, 1909. If channel processor 310 is unable to seize the control bus 312, 1912, then the method loops back to step 1902. If either the DDC 302 or the control bus 312 are not idle, then a time out check is made, 1910, if time out has not been reached, the method loops back to check if the DDC has become available. If a time out has been reached, an error is reported, 1920, channel processor 310 was unable to complete a desired scan.

If the control bus 312 is successfully seized, 1912, channel processor programs DDC 302 for the scan function, 1914. If, however, DDC 302 has become active 1916, the programming is aborted and an error is reported, 1920. Otherwise, the DDC 302 accepts the programming and begins collecting samples, 1918, from the various antennas 308. When all the samples are collected, 1922, the DDC is programmed to an idle state, 1924, and the method ends 1926.

Another feature of transceiver 400 is an ability to provide signaling to particular sectors or to all sectors of a communication cell. With reference once again to FIGs. 3 and 13, the outputs of up converter/modulators 1340 are communicated to selectors 306 which are operable to select outputs from the plurality of up converter/modulators 1340 which are to be directed to a particular sector of the communication cell. As illustrated in FIG. 3, for a three sector communication cell, three data paths 313 are provided corresponding to the three sectors of the communication cell, and the function of selectors 306 is to sum the output of up i WO 96/31942 PCT/UfS96/02746 23 converters/modulators 1340 onto one of these three data paths. In this manner, the downlink signals from up converters/modulators 1340 are communicated to an appropriate sector of the communication cell.

Selector 306, however, is further operable to apply the output of an up converter/modulator 1340 to all of the signal paths 313. In this case, the downlink signals from the up converter/modulator 1340 is communicated to all sectors of the communication cell simultaneously. Hence, an omni like signaling channel, through simulcast, is created by designating an up converter/modulator as a signaling channel and programming selector 306 to communicate the downlink signals from this up converter/modulator to all sectors of the communication cell. Moreover, it should be appreciated that signaling to particular sectors may be accomplished by reprogramming selector 306 to communicate the downlink signals from a signaling up converter/modulator 1340 to one or more sectors of the communication cell.

Witt, reference to FIG. 6, a transceiver 600 is shown which, while containing the functional elements described with respect to transceiver 400, provides a different architectural arrangement.

Transceiver 600 advantageously provides uplink digital down conversion and corresponding downlink digital up conversion within the channel processors. The channel processors are then interconnected to the RF hardware via a high speed link.

In a receive mode, RF signals are received at antennas 602 (individually number 1, 2, n) and are communicated to associated receive RF processing shelves 604. Each receive RF shelf 604 contains an RF down converter 606 and an analog to digital converter 608. The outputs of the receive RF shelves 604 are high speed digital data streams which are communicated via an uplink bus *610 to a plurality of channel processors 612. The uplink bus 610 is a suitable high speed bus, such as a fiber optic bus or the like. The kLY

A

1 1 -i 'i 1 1 L: WO 96/31942 PCT/US96/02746 24 channel processors 612 include a selector for selecting one of the antennas from which to receive a data stream and a DDC and other baseband processing components 613 for selecting and processing a data stream from one of the antennas to recover a communication channel. The communication channel is then communicated via a suitable interconnect to the cellular network and PSTN.

In a transmit mode, downlink signals are received by the channel processors 612 from the cellular network and PSTN. The channel processors include up converter/modulators 615 for up converting and modulating the downlink signals prior to communicating a downlink data stream to transmit RF processing shelves 614 over transmit bus 616. In should be understood that transmit bus 616 is also a suitable high speed bus. Transmit RF processing shelves 614 include the digital summers 618, DACs 620 and RF up converters 622 for processing the downlink data streams into RF analog signals. The RF analog signals are then communicated via an analog transmit bus 624 to power amplifier 626 and antennas 628 where the RF analog signals are radiated.

With reference to FIG. 7, a transceiver 700 is shown which, while also containing the functional elements described with respect to transceiver 400, provides still another architectural arrangement.

Transceiver 700 is described for a single sector of a sectorized communication system. It should be appreciated that transceiver 700 is easily modified to service a plurality of sectors.

In a receive mode, RF signals are received by antennas 702 and communicated to receive RF processing shelves 704. Receive RF 2I processing shelves 704 each contain an RF down converter 703 and an ADC 705. The output of receive RF processing shelves 704 is a high speed data stream which is communicated via high speed backplane 706 to a plurality of DDCs 708. DDCs 708 operate as previously described to select the high speed data streams and to down convert the data streams. The outputs of DDCs 708 are low r 1 WO 96/31942 PCT/US96/02746 speed data streams which are communicated on busses 710 and 712 to channel processors 714. Channel processors 714 operate as previously described to process a communication channel and to communicate the communication channel to the cellular network and PSTN via a channel bus 716 and network interfaces 718. The DDCs 708 of transceiver 700 may also be advantageously located on a channel processor shelf with an appropriate high speed backplane interconnect.

In a transmit mode, downlink signals are communicated from the cellular network and PSTN via interfaces 718 and channel bus 716 to the channel processors 714. Channel processors 714 include DUCs and DACs for up converting and digitizing the downlink signals to analog IF signals. The analog IF signals are communicated via coaxial cable interconnects 722, or other suitable interconnection media, to a transmit matrix 724 where the downlink signals are combined with other downlink analog IF signals. The combined analog IF signals are then communicated, via coaxial interconnects 726, to RF up converters 728. RF up converters 728 convert the IF signals to RF signals. The RF signals from up converters 728 are RF summed in summer 730 and are then communicated to power amplifiers and transmit antennas (not shown).

As will be appreciated from transceiver 700, the high speed data processing, the digital up conversion, on the downlink signals is advantageously accomplished within the channel processors 714. A preferred embodiment of a channel processor 714 is shown in FIG.

18. Channel processor 714 is similar in most aspects to channel processor 228 shown in FIG. 17 with like elements bearing like reference numeral. Channel processor 714 includes, in addition to these element, DUCs 1802 which are coupled to receive downlink signals from processors 1742, 1742'. DUCs 1802 up convert the downlink signals which are communicated to DACs 1806 where the downlink signals are converted to analog IF signals. The analog IF WO 96/31942 PCT/US96/02746 26 signals are then communicated, via ports 1740, 1740', to the transmit matrix 724.

With reference to FIGs. 8, 9 and 10 further arrangements for interconnecting the elements of transceiver 400 are shown. To avoid the loss of an entire cell due to the failure of a single component, daisy chain interconnection of components is avoided. As seen in FIG. 8, and for example in the downlink arrangement, selectors 800 are provided in the DCMs 802 prior to DUCs 804 and DAC 806.

Direct data links 808 are provided from DUCs 804 to selectors 800 from DCM 802 to DCM 802 and finally to DAC 806. Bypass data links 810 are also provided tapping into direct data links 808. In operation, if one or more DCMs 802 fails, selectors 800 are operable to activate the appropriate bypass data links 810 to bypass the failed DCM 802 and to allow continued communication of signals to amplifier 812 and transmit antenna 814. It should be understood that the uplink elements can be similarly connected to provide a fault tolerant receive portion of the transceiver.

FIG. 9 shows an alternate arrangement. In FIG. 9, channel processors 920 are interconnected via a TDM bus 922 to DCMs 902.

DCMs are interconnected as described in FIG. 8. selectors 900 associated with each DCM 902 are not shown, it being understood that selectors may easily be implemented directly in the DCMs 902.

By pass links 924 interconnecting the channel processors 920 directly to an associated DCM, and into an additional selector (not shown) within DCMs 902. In the event of the failure of a channel processor 920 bringing down TDM bus 922 or a failure of TDM bus 922 itself, the selectors within the DCMs 902 can activate the appropriate bypass link 924 to allow continued communication of signals to DAC 906, amplifier 912 and transmit antenna 914.

FIG. 10 shows still another alternate arrangement. Again, DCMs 1002 are interconnected as described in FIG. 8. In FIG. direct links 1030 interconnect channel processors 820 in a daisy i I ii 1 4 1 l i 1 WO 96/31942 PCT/US96/02746 27 chain fashion, the output of each channel processor 1020 being summed in summers 1032 and then communicated to DCMs 1002 on a TDM bus 1034. By pass links 1036 forming a second bus, are provided as are selectors 1038 in a fashion similar to that shown for DCMs 802 in FIG. 8. In the event of a failure of any one of the channel processors, the signals from the remaining channel processors 1020 can be routed around the failed channel processors in the same manner as described for the DCMs 802, above to selector 1000, DAC, 1006, amplifier 1012 and antenna 1014.

The many advantages and features of the present invention will be appreciated from the foregoing description of several preferred embodiments. It should be understood, that many other embodiments, advantages and features fall within its fair scope as may be understood from the subjoined claims.

What is claimed is: ii jj 1 1 1 L j 1 1

Claims (11)

1. An up converter/modulator including: a first selector and a second selector each having a plurality of inputs and an output, the outputs of each of the first and second selectors being coupled to a first interpolating filter and a second interpolating filter, respectively; an output of the first interpolating filter being selectively coupled to a first mixer and a first adder, the first adder being further coupled to receive a first programmable phase value and an output of which is coupled to a first phase accumulator; eonr an output of the first phase accumulator being coupled to a first sinusoid 9Q generator and selectively coupld to a second sinusoid generator; e an output of the second interpolating filter being selectively coupled to a Ssecond mixer and a second adder, the second adder being further coupled to receive a second programmable phase value and an output of which is coupled to a second phase accumulator; an output of each of the first and second mixers being selectively coupled to *tl an output adder and to inputs of each of the first and second mixers, respectively; t and 20 an output of the second phase accumulator being selectively coupled to said second sinusoid generator. .099

2. The up converter/modulator as claimed in claim 1 including programmable first and second scalers to variably scale the outputs of the first and second interpolators.

3. A multi-mode up converter/modulator including: a first selector and a second selector each having a plurality of inputs and an output, the plurality of inputs coupled to receive a WRAN L T Ni v5 01A I I I._ WO 96/31942 PCT/US96/02746 29 plurality of input signals and each of the first and second selectors being operable to select one of the plurality of input signals; the outputs of the first and second selectors coupled to inputs of first and second interpolating filters, respectively; wherein in a first operating mode: an input signal having a first component and a second component is coupled to the up converter/modulator such that the first component is coupled via the first selector to the first interpolating filter and the second component is coupled via the second selector to the second interpolating filter, respectively; an output of the first interpolating filter is coupled to a first input of a first mixer, an output of a first sinusoid generator is coupled to a second input of the first mixer and the output of the first mixer is coupled to a first input of an output adder; an output of the second interpolating filter is coupled to a first input of a second mixer, an output of a second sinusoid generator is coupled to a second input of the second mixer, and an output of the second mixer is coupled to a second input of the output adder; and a first phase accumulator coupled to receive a first programmable phase value and a phase value output of which is coupled to an input of each of the first and second sinusoid generators; and, wherein in a second operating mode: a first input signal and a second input signal are coupled to the b 25 up converter/modulator such that the first input signal is coupled via the first selector to the first interpolating filter and the second input 2 Isignal is coupled via the second selector to the second interpolating filter; the output of the first interpolating filter is coupled to a first programmable scaler, a first adder is coupled to receive a scaled output from the first programmable scaler and a first phase value, a first summed output value of which is coupled to the first phase accumulator the phase value output of which is coupled to the first sinusoid generator; and the output of the second interpolating filter is coupled to a second scaler, a second adder is coupled to receive a scaled output from the second scaler and a second phase value, a second summed output of which is coupled to a second phase accumulator the phase value output of which is coupled to the second sinusoid generator. ".o o 4. An apparatus for up converting/modulating communication signals OI I including: means for selecting from a plurality of input signals a first signal having a first signal component and a second signal componerit, or a second signal and a third signal, each having a single signal component; when the first signal is selected: means for interpolating the first signal component and the second signal component, to produce a first and second interpolated signal component, respectively; S 20 means for mixing the first interpolated signal component with an output of a first means for generating a sinusoid signal to produce a first mixed signal; means for mixing the second interpolated signal component with an output of a second means for generating a sinusoid signal to produce a second mixed signal; and means for adding the first and second mixed signals; and when the second signal is selected: means for interpolating the second signal and the third sigial, to produce a second interpolated signal and a third interpolated signal; RA 4$AC:.R~ C WNAOROrYUE"PS153tCC S....r0 r .1 iylr_~l 1I 5 means for generating a first programmed phase value from the first interpolated signal; means for generating a second programmed phase value from the third interpolated signal; and means for generating a first sinusoid output signal and a second sinusoid output signal from the second interpolated signal and the third interpolated signal, respectively. a 00 40 0 a Op 0 4000 OO .i 0 0V 4 00 4 0o 6; 0 o 00 04 0 0 00 0000 0 0o 04 0 0000 006 0 0 00 0 The apparatus of claim 4 wherein the means for in interpolating the 10 second signal and the third signal includes the means for interpolating the first signal component and the second signal component.

6. The apparatus of claim 4 wherein when the second and third signals are selected, the apparatus further including: means for programmably scaling the second interpolated signal and means for programmably scaling the third interpolated signal.

7. A method of up converting/modulating communication signals of multiple access formats including the steps of: selecting either a communication signal under a first access format having a first component and a second component or a pair of communication signals, each under a second access format; when the communication signal under the first access format is selected: interpolating the first component and the second component; mixing an interpolated first component with a first sinusoid signal and an interpolated second component with a second sinusoid signal; and C W1RNWORDUEP5356e0CJOC i I II 32 summing an interpolated and mixed first component and an interpolated and mixed second component; and when the pair of communication signals are selected: interpolating a first signal of the pair of communication signals and a second signal of the pair of communication signals; summing an interpolated first signal and a first programmed phase value and summing an interpolated second signal and a second phase value; determining a first phase angle from a summed first signal and a second phase angle from a summed second signal; and 10 generating a first sinusoid from the first phase angle and a second sinusoid from the second phase angle. ;)0 o 0 0 o 8. The method of claim 7 further including after the step of interpolating a first signal of the pair of communication signals and a second signal of the pair of communication signals the steps of programming a scaler to scale an interpolated first signal and an interpolated second signal. 0

9. A multiple access digital transmitter including: a plurality of channel processors receiving communication signals and processing the communication signals for transmission on one of a plurality of communication channels; a plurality of multiple access up converter/modulators respectively associated with each of the plurality of communication channels and connected to the channel processors for up converting 6 C;%VW.RDJYUEW358SC.DOC •'I 33 and modulating the communication signals according to one of a plurality of access methods to digital intermediate frequency signals; a plurality of digital summers connecting the multiple access up converters/modulators for summing the digital intermediate frequency signals into digital intermediate frequency signal subgroups; a digital-to-analog converter for converting the digital intermediate frequency signal sub-groups into an analog signal; a radio-frequency up converter coupled to the digital-to-analog converter for converting the analog signal to a radio frequency signal; and a power amplifier coupled to the up converter for amplifying the radio ^frequency signal and for communicating the radio frequency signal to an antenna. 4 44

10. The multiple access digital transmitter as in claim 9 wherein the multiple access up converter/modulators each include: a first selector and a second selector each having a plurality of inputs and an output, the outputs of each of the first selector and the second selector being coupled to a first interpolating filter and a second interpolating filter, respectively; an output of the first interpolating filter being selectively coupled to a first mixer and a first adder, the first adder being further coupled to receive a first programmable phase value and an output of which is coupled to a first phase accumulator; an output of the first phase accumulator being coupled to a first sinusoid generator and selectively coupled to a second sinusoid generator; the output of the second interpolating filter being selectively coupled to a second mixer and a second adder, the second adder LA.) LU 7 CA1OR"N JYUEp53546C.DOC 34 being further coupled to receive a second programmable phase value and an output of which is coupled to a second phase accumulator; an output of each of the first and second mixers being selectively coupled to a output adder and to inputs of each of the first and second mixers, respectively; an output of the second phase accumulator being selectively coupled to a second sinusoid generator; whereby the output of the output adder, in a first operating mode, is an up converted output signal; and an output of each of the first and second sinusoid generators, in a second operating mode, are modulated output signals.

11. An up converter/modulator according to claim 1 substantially as herein o described with reference to the accompanying drawings.

12. A multi-mode up converter/modulator according to claim 3 substantially as herein described with reference to the accompanying drawings.

13. An apparatus for up converting/modulating according to claim 4 ;substantially as herein described with reference to the accompanying drawings.

14. A method of up converting/modulating according to claim 7 substantially as herein described with reference to the accompanying drawings. A multiple access digital transmitter according to claim 9 substantially as herein described with reference to the accompanying drawings. i DATED: 29 June, 1998 PHILLIPS ORMONDE FITZPATRICK Attorneys for: MOTOROLA, INC. C;WNWORD'1KYE'P53566C.OC