[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Chi et al., 2016 - Google Patents

Characterization of single-event transient pulse broadening effect in 65 nm bulk inverter chains using heavy ion microbeam

Chi et al., 2016

Document ID
3836167765922700812
Author
Chi Y
Song R
Shi S
Liu B
Cai L
Hu C
Guo G
Publication year
Publication venue
IEEE Transactions on Nuclear Science

External Links

Snippet

The propagation induced pulse broadening (PIPB) effect of the SET pulses in 65nm bulk inverter chains is characterized and discussed generated by the heavy ion microbeam. An odd-even separated layout placement strategy is implemented in the test chip to improve the …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression

Similar Documents

Publication Publication Date Title
Chi et al. Characterization of single-event transient pulse broadening effect in 65 nm bulk inverter chains using heavy ion microbeam
Narasimham et al. Characterization of digital single event transient pulse-widths in 130-nm and 90-nm CMOS technologies
Atkinson et al. Layout technique for single-event transient mitigation via pulse quenching
Chen et al. Simulation study of the layout technique for P-hit single-event transient mitigation via the source isolation
Chen et al. Novel layout technique for single-event transient mitigation using dummy transistor
Chen et al. Novel layout technique for N-hit single-event transient mitigation via source-extension
Jagannathan et al. Independent measurement of SET pulse widths from N-hits and P-hits in 65-nm CMOS
Atkinson et al. Effect of transistor density and charge sharing on single-event transients in 90-nm bulk CMOS
Yibai et al. Impact of circuit placement on single event transients in 65 nm bulk CMOS technology
Huang et al. Heavy-ion-induced charge sharing measurement with a novel uniform vertical inverter chains (UniVIC) SEMT test structure
Fuketa et al. A closed-form expression for estimating minimum operating voltage (VDDmin) of CMOS logic gates
Alioto et al. A novel framework to estimate the path delay variability on the back of an envelope via the fan-out-of-4 metric
Yibai et al. Simulation study of the selectively implanted deep-N-well for PMOS SET mitigation
CN106876383B (en) A Single-Event Transient Hardening Method for Bombarded NMOS Transistors with No Area Overhead
Wu et al. nMOS transistor location adjustment for N-Hit single-event transient mitigation in 65-nm CMOS bulk technology
Qin et al. Research on single event transient pulse quenching effect in 90 nm CMOS technology
Shah et al. Soft error hardening enhancement analysis of NBTI tolerant Schmitt trigger circuit
Alvarado et al. Compact model for single event transients and total dose effects at high temperatures for partially depleted SOI MOSFETs
Balasubramanian et al. Effects of random dopant fluctuations (RDF) on the single event vulnerability of 90 and 65 nm CMOS technologies
Narasimham et al. Test circuit for measuring pulse widths of single-event transients causing soft errors
Huang et al. Mirror image: newfangled cell-level layout technique for single-event transient mitigation
Chen et al. Single event transient pulse attenuation effect in three-transistor inverter chain
Huang et al. Effect of cell placement on single-event transient pulse in a bulk finfet technology
Gadlage et al. Heavy-ion-induced digital single event transients in a 180 nm fully depleted SOI process
Zhao et al. Single-event double transients in inverter chains designed with different transistor widths