Vinnakota et al., 1994 - Google Patents
A new circuit for maximum value determinationVinnakota et al., 1994
- Document ID
- 3218423489635078458
- Author
- Vinnakota B
- Rao V
- Publication year
- Publication venue
- IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications
External Links
Snippet
A new circuit for maximum value determination Page 1 I , , IEEE TRANSACTIONS ON
CIRCUITS AND SYSTEMS-I: FUNDAMENTAL THEORIES AND APPLICATIONS, VOL. NO.
DECEMBER 1994 and rz. We evaluate the following: a1 = (Pl - ql)modZn-1 bl = (Q1 - Tl)modZn+l …
- 238000010998 test method 0 abstract description 3
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/40—Gating or clocking signals applied to all stages, i.e. synchronous counters
- H03K23/50—Gating or clocking signals applied to all stages, i.e. synchronous counters using bi-stable regenerative trigger circuits
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/76—Arrangements for rearranging, permuting or selecting data according to predetermined rules, independently of the content of the data
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
- H03K23/004—Counters counting in a non-natural counting order, e.g. random counters
- H03K23/005—Counters counting in a non-natural counting order, e.g. random counters using minimum change code, e.g. Gray Code
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/15—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors
- H03K5/15013—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs
- H03K5/1506—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages
- H03K5/15093—Arrangements in which pulses are delivered at different times at several outputs, i.e. pulse distributors with more than two outputs with parallel driven output stages; with synchronously driven series connected output stages using devices arranged in a shift register
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M11/00—Coding in connection with keyboards or like devices, i.e. coding of the position of operated keys
- H03M11/20—Dynamic coding, i.e. by key scanning
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5406216A (en) | Technique and method for asynchronous scan design | |
EP0444911B1 (en) | Integrated high speed synchronous counter with asynchronous read-out | |
JPH09186560A (en) | Constitutable multi-function flip-flop | |
US4595995A (en) | Sort circuit and method using multiple parallel sorts of the sorted items | |
JPH07504076A (en) | Dual edge-triggered memory device and system | |
US3609327A (en) | Feedback shift register with states decomposed into cycles of equal length | |
US5398270A (en) | Data coincidence detecting circuit | |
US4446452A (en) | Magnitude comparator circuit and method | |
Vinnakota et al. | A new circuit for maximum value determination | |
Eldert et al. | Shifting counters | |
KR870009595A (en) | Serial-Bit 2's Complement Digital Signal Processing Unit | |
US4069478A (en) | Binary to binary coded decimal converter | |
US6686780B2 (en) | Frequency divider with selectable division factor | |
US3146345A (en) | Count-shift register | |
US4965511A (en) | Test circuit for logic ICS | |
Stan | Synchronous up/down counter with clock period independent of counter size | |
US3619642A (en) | Multiphase binary shift register | |
KR900000995B1 (en) | Logic circuit having a test data loading function | |
JP2766133B2 (en) | Parallel-serial data conversion circuit | |
Epstein | An equational axiomatization for the disjoint system of Post algebras | |
US3618077A (en) | Walsh function generator | |
US10951212B2 (en) | Self-timed processors implemented with multi-rail null convention logic and unate gates | |
US4334194A (en) | Pulse train generator of predetermined pulse rate using feedback shift register | |
US3798554A (en) | Digital sequential circuit | |
US4755968A (en) | Buffer memory device controlled by a least recently used method |