[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Anita Angeline et al., 2019 - Google Patents

High speed wide fan‐in designs using clock controlled dual keeper domino logic circuits

Anita Angeline et al., 2019

View PDF @Full View
Document ID
2251340684138572613
Author
Anita Angeline A
Kanchana Bhaaskaran V
Publication year
Publication venue
ETRI Journal

External Links

Snippet

Clock Controlled Dual keeper Domino logic structures (CCDD _1 and CCDD _2) for achieving a high‐speed performance with low power consumption and a good noise margin are proposed in this paper. The keeper control circuit comprises an additional PMOS keeper …
Continue reading at onlinelibrary.wiley.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00346—Modifications for eliminating interference or parasitic voltages or currents
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/16—Modifications for eliminating interference voltages or currents
    • H03K17/161—Modifications for eliminating interference voltages or currents in field-effect transistor switches
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design

Similar Documents

Publication Publication Date Title
Anita Angeline et al. High speed wide fan‐in designs using clock controlled dual keeper domino logic circuits
Sharma et al. INDEP approach for leakage reduction in nanoscale CMOS circuits
Kil et al. A high-speed variation-tolerant interconnect technique for sub threshold circuits using capacitive boosting
Dokania et al. Circuit‐level design technique to mitigate impact of process, voltage and temperature variations in complementary metal‐oxide semiconductor full adder cells
JP3868293B2 (en) Semiconductor integrated circuit
Mohammadi et al. A 65 nm single stage 28 fJ/cycle 0.12 to 1.2 V level-shifter
Garg et al. FDSTDL: Low‐power technique for FinFET domino circuits
Gupta et al. MCML D‐latch using triple‐tail cells: analysis and design
Angeline et al. Design impacts of delay invariant high‐speed clock delayed dual keeper domino circuit
Kumar et al. Comparative analysis of D flip-flops in terms of delay and its variability
Angeline et al. Speed enhancement techniques for clock-delayed dual keeper domino logic style
Magraiya et al. ONOFIC‐based leakage reduction technique for FinFET domino circuits
Meher et al. A low-power circuit technique for domino CMOS logic
Owda et al. High performance and low power dynamic circuit design
Ghimiray et al. Ultralow power, noise immune stacked‐double stage clocked‐inverter domino technique for ultradeep submicron technology
Pandey et al. Leakage power analysis of domino XOR gate
Frustaci et al. Analyzing noise robustness of wide fan‐in dynamic logic gates under process variations
Ajayan et al. High speed low power Full Adder circuit design using current comparison based domino
Frustaci et al. A new noise-tolerant dynamic logic circuit design
Shah et al. PVT variations aware low leakage DOIND approach for nanoscale domino logic circuits
Meher et al. A technique to increase noise-tolerance in dynamic digital circuits
Sivasankari et al. High speed low power multiple bit subtracter circuit design using high performance domino logic
Wang et al. 2× VDD 500 MHz digital output buffer with optimal driver transistor sizing for slew rate self-adjustment and leakage reduction using 28-nm CMOS process
Singh et al. An efficient full adder design using different logic styles
Panwar et al. Comparison on different domino logic design for high-performance and leakage-tolerant wide OR gate