[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Garg et al., 2019 - Google Patents

FDSTDL: Low‐power technique for FinFET domino circuits

Garg et al., 2019

View PDF
Document ID
16975621477368827410
Author
Garg S
Gupta T
Publication year
Publication venue
International Journal of circuit Theory and applications

External Links

Snippet

Major issues in designing low‐power high‐speed VLSI circuits are propagation delay, power consumption, and noise tolerance. This paper describes fin field‐effect transistor (FinFET) technology for the design of low‐power VLSI circuits. FinFET uses two gates (front …
Continue reading at onlinelibrary.wiley.com (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K17/00—Electronic switching or gating, i.e. not by contact-making or -braking
    • H03K17/51—Electronic switching or gating, i.e. not by contact-making or -braking characterised by the components used
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/01—Modifications for accelerating switching
    • H03K19/017—Modifications for accelerating switching in field-effect transistor circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K2217/00—Indexing scheme related to electronic switching or gating, i.e. not by contact-making or -breaking covered by H03K17/00
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Garg et al. Low power domino logic circuits in deep-submicron technology using CMOS
Garg et al. FDSTDL: Low‐power technique for FinFET domino circuits
Corsonello et al. Gate‐level body biasing technique for high‐speed sub‐threshold CMOS logic gates
Ho et al. Design of a subthreshold-supply bootstrapped CMOS inverter based on an active leakage-current reduction technique
Gupta et al. Lector with footed-diode inverter: a technique for leakage reduction in domino circuits
Dadoria et al. Ultra-low power FinFET-based domino circuits
Garg et al. A new technique for designing low-power high-speed domino logic circuits in FinFET technology
Gupta et al. Analysis and design of lector-based dual-Vt domino logic with reduced leakage current
Garg et al. SCDNDTDL: a technique for designing low-power domino circuits in FinFET technology
Sharma A novel approach for designing of variability aware low‐power logic gates
Mahor et al. Low leakage and highly noise immune FinFET-based wide fan-in dynamic logic design
Dadoria et al. Performance evaluation of domino logic circuits for wide fan-in gates with FinFET
Dadoria et al. Integrating sleep and pass transistor logic for leakage power reduction in FinFET circuits
Magraiya et al. ONOFIC‐based leakage reduction technique for FinFET domino circuits
Dadoria et al. A novel approach for leakage power reduction in deep submicron technologies in CMOS VLSI circuits
Ghimiray et al. Ultralow power, noise immune stacked‐double stage clocked‐inverter domino technique for ultradeep submicron technology
Magraiya et al. ONOFIC pull-up approach in domino logic circuits using FinFET for subthreshold leakage reduction
Garg et al. A 4: 1 multiplexer using low-power high-speed domino technique for large fan-in gates using FinFET
Abusultan et al. A comparison of FinFET based FPGA LUT designs
Pandey et al. Leakage power analysis of domino XOR gate
Haq et al. Challenges in low power VLSI design: a review
Pandey et al. Sleep signal controlled footless domino circuit for low leakage current
Bikki et al. Analysis of low power feed through logic with leakage control technique
Elgharbawy et al. Noise-tolerant high fan-in dynamic CMOS circuit design
Puhan et al. Break‐before‐Make CMOS Inverter for Power‐Efficient Delay Implementation