[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lin et al., 2017 - Google Patents

Low-power 19-transistor true single-phase clocking flip-flop design based on logic structure reduction schemes

Lin et al., 2017

View PDF
Document ID
17410787374362513730
Author
Lin J
Sheu M
Hwang Y
Wong C
Tsai M
Publication year
Publication venue
IEEE transactions on very large scale integration (VLSI) systems

External Links

Snippet

In this paper, an ultralow-power true single-phase clocking flip-flop (FF) design achieved using only 19 transistors is proposed. The design follows a master-slave-type logic structure and features a hybrid logic design comprising both static-CMOS logic and complementary …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • H03K3/356—Bistable circuits
    • H03K3/356104—Bistable circuits using complementary field-effect transistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only

Similar Documents

Publication Publication Date Title
Lin et al. Low-power 19-transistor true single-phase clocking flip-flop design based on logic structure reduction schemes
Lin Low-power pulse-triggered flip-flop design based on a signal feed-through
Teh et al. Conditional data mapping flip-flops for low-power and high-performance systems
Pan et al. A highly efficient conditional feedthrough pulsed flip-flop for high-speed applications
Jeong et al. A wide-range static current-free current mirror-based LS with logic error detection for near-threshold operation
Dobriyal et al. A high performance D-flip flop design with low power clocking system using MTCMOS technique
Tsai et al. An ultra-low-power true single-phase clocking flip-flop with improved hold time variation using logic structure reduction scheme
Wang et al. Low-power redundant-transition-free TSPC dual-edge-triggering flip-flop using single-transistor-clocked buffer
Lee et al. Low power null convention logic circuit design based on DCVSL
Yu et al. Dual edge-triggered d-type flip-flop with low power consumption
Qi et al. A 13T radiation-hardened memory cell for low-voltage operation and ultra-low power space applications
Wu et al. A low power consumption and cost-efficient SEU-tolerant pulse-triggered flip-flop design
Bhuvana et al. A Survey on sequential elements for low power clocking system
Mangawati et al. Clock Gating Integration Using 18T-TSPC Clocked Flip Flop
Maheshwari A Comparative Analysis for Low-voltage, Low-power, and Low-energy Flip-flops
JP4263841B2 (en) Semiconductor integrated circuit and semiconductor integrated circuit design method
Wang et al. Low Power Explicit-Pulsed Single-Phase-Clocking Dual-edge-triggering Pulsed Latch Using Transmission Gate
Nejat et al. A novel circuit topology for clock-gating-cell suitable for sub/near-threshold designs
Ko et al. A Low Power Fully-Static Contention Free-Flip-Flop With Reduced Clock Load
Deepthi et al. Design of 18-transistor TSPC Flip-Flop based on logic structure reduction schemes
Abhishek et al. Low Power DET Flip-Flops Using C-Element
Alidash et al. Low-power state-retention dual edge-triggered pulsed latch
Zhao et al. Ultra-low-voltage low-power self-adaptive static pulsed latch
Sivagnaname et al. Controlled-load limited switch dynamic logic circuit
Dadoria et al. New leakage reduction techniques for FinFET technology with its application