[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Jin et al., 2013 - Google Patents

Design of spaceborne SAR imaging processing and fast Verification Based on FPGA

Jin et al., 2013

Document ID
17304858477016472633
Author
Jin L
Liang C
Ying L
Yizhuang X
Publication year

External Links

Snippet

Realization of real-time processing for spaceborne synthetic aperture radar (SAR) based on FPGA is a tough work because of its complicated algorithm, huge data and difficulty of debugging on board. This paper first analyses the characteristic of FPGA and puts forward …
Continue reading at digital-library.theiet.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02B—INDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. INCLUDING HOUSING AND APPLIANCES OR RELATED END-USER APPLICATIONS
    • Y02B60/00—Information and communication technologies [ICT] aiming at the reduction of own energy use
    • Y02B60/10—Energy efficient computing
    • Y02B60/12—Reducing energy-consumption at the single machine level, e.g. processors, personal computers, peripherals, power supply
    • Y02B60/1232—Acting upon peripherals
    • Y02B60/1235—Acting upon peripherals the peripheral being a bus

Similar Documents

Publication Publication Date Title
CN106294239B (en) A kind of peripheral bus APB bus bridge
CN103412284B (en) Matrix transposition method in SAR imaging system based on DSP chip
CN101246256B (en) Scalable high-speed wavefront slope processor based on FPGA
Jin et al. Design of spaceborne SAR imaging processing and fast Verification Based on FPGA
Bhagat et al. Design and Analysis of 16-bit RISC Processor
CN103577161A (en) Big data frequency parallel-processing method
CN105955705B (en) A kind of restructural multi-channel detection algorithm accelerator
Ma et al. Design and implementation of an advanced DMA controller on AMBA-based SoC
Hou et al. An FPGA-based multi-core system for synthetic aperture radar data processing
CN114626005B (en) FPGA (field programmable Gate array) implementation method of CS (circuit switched) algorithm in video SAR (synthetic aperture radar) real-time imaging
Wang et al. Video SAR high-speed processing technology based on FPGA
Savich et al. A Low‐Power Scalable Stream Compute Accelerator for General Matrix Multiply (GEMM)
Kumar et al. Hardware Implementation of 64-Bits Data by Radix-8 FFT/IFFT for High Speed Applications
Gong et al. Implementation of Multi-channel FIFO in One BlockRAM with Parallel Access to One Port.
CN218996036U (en) High-speed low-power-consumption FFT chip with SPI interface
Yuan et al. Optimized design of UART IP soft core based on DMA mode
CN112163187B (en) Ultra-long point high-performance FFT (fast Fourier transform) computing device
Chandrakanth et al. Customized architecture for implementing configurable FFT on FPGA
Huang et al. Design and implementation of convolutional neural network accelerator with variable layer-by-layer debugging
US11055240B2 (en) Data processing method and device for performing a convolution operation
Hu et al. Design of on-chip debug module based on MCU
BABU et al. A Sophisticated OCP to AHB Bus Interface Enriched With IEEE 1149.1 Test Mechanism
Boyang Research on Constructional Neural Network Accelerator Based on FPGA
Li et al. The implementation of high-speed FFT processor based on FPGA
Xiao et al. High-speed real-time data acquisition system based on FPGA