[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

BABU et al., 2013 - Google Patents

A Sophisticated OCP to AHB Bus Interface Enriched With IEEE 1149.1 Test Mechanism

BABU et al., 2013

View PDF
Document ID
9435763840815871558
Author
BABU J
MALLIKARJUN N
Publication year

External Links

Snippet

As the design of SoC is getting more and more complicated as the IPs (Intellectual Property) reuse ability increasing is the key issue to improve the time of the embedded systems development and integration as the different SoC design environment will affect the IPs …
Continue reading at ijsetr.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4027—Coupling between buses using bus bridges
    • G06F13/405—Coupling between buses using bus bridges where the bridge performs a synchronising function
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G06F11/362—Software debugging
    • G06F11/3648—Software debugging using additional hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers

Similar Documents

Publication Publication Date Title
WO2017016178A1 (en) Interface signal remapping method based on fpga
CN106294239B (en) A kind of peripheral bus APB bus bridge
Khedkar et al. High speed FPGA-based data acquisition system
US7984336B2 (en) Method and system for storing data from a plurality of processors
Ahmed et al. Design and implementation of a direct memory access controller for embedded applications
Ramagundam et al. Design and implementation of high-performance master/slave memory controller with microcontroller bus architecture
BABU et al. A Sophisticated OCP to AHB Bus Interface Enriched With IEEE 1149.1 Test Mechanism
Raju et al. Design and Verification of AMBA APB Protocol
DIVYA et al. SOC Design for OCP-AHB Interface with IP Reusability and Built in ICE
DIVYA et al. Increasing IP Reuse Ability Using OCP-AHB Wrapper for SoC Integration
CN102523374A (en) Method for designing real-time parallel electronic image stabilization system
Ramagundam et al. AMBA-BASED AHB MASTER/SLAVE MEMORY CONTROLLER DESIGN
Jin et al. Design of spaceborne SAR imaging processing and fast Verification Based on FPGA
Wu et al. An OCP-AHB bus wrapper with built-in ICE support for SOC integration
Swain et al. Design and verification of WISHBONE bus interface for System-on-Chip integration
Chandrala Brijesh et al. Design and Verification Point-to-Point Architecture of WISHBONE Bus for System-on-Chip
Noami et al. Soc verification for the axi interconnect based on the static fixed-priority scheduling algorithm
CN112559437B (en) Debugging unit and processor
Hosny A Unified UVM Methodology For MPSoC Hardware/Software Functional Verification
US20040205404A1 (en) Integrated circuit
Taraate et al. System-on-chip (SOC) design
Mallikarjunaswamy et al. Design of Advanced High-Performance Bus Master to Access a SRAM Block
Moiseev et al. Single Source Library for High-Level Modelling and Hardware Synthesis
Nagarajan The Design and Verification of a Synchronous First-In First-Out (FIFO) Module Using System Verilog Based Universal Verification Methodology (UVM)
Petrov PIC MCU to FPGA Data Transffer Optimization Over Parallel-Master-Port