Hirtzlin et al., 2020 - Google Patents
Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arraysHirtzlin et al., 2020
View HTML- Document ID
- 17289613196112554107
- Author
- Hirtzlin T
- Bocquet M
- Penkovsky B
- Klein J
- Nowak E
- Vianello E
- Portal J
- Querlioz D
- Publication year
- Publication venue
- Frontiers in neuroscience
External Links
Snippet
The brain performs intelligent tasks with extremely low energy consumption. This work takes its inspiration from two strategies used by the brain to achieve this energy efficiency: the absence of separation between computing and memory functions and reliance on low …
- 230000001537 neural 0 title abstract description 109
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0007—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements comprising metal oxide memory material, e.g. perovskites
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0021—Auxiliary circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C15/00—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores
- G11C15/04—Digital stores in which information comprising one or more characteristic parts is written into the store and in which information is read-out by searching for one or more of these characteristic parts, i.e. associative or content-addressed stores using semiconductor elements
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Hirtzlin et al. | Digital biologically plausible implementation of binarized neural networks with differential hafnium oxide resistive memory arrays | |
Jung et al. | A crossbar array of magnetoresistive memory devices for in-memory computing | |
Yao et al. | Fully hardware-implemented memristor convolutional neural network | |
Hung et al. | A four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices | |
TWI705444B (en) | Computing memory architecture | |
Nandakumar et al. | Mixed-precision deep learning based on computational memory | |
Chen et al. | CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors | |
Boybat et al. | Neuromorphic computing with multi-memristive synapses | |
Burr et al. | Neuromorphic computing using non-volatile memory | |
Yu | Neuro-inspired computing with emerging nonvolatile memorys | |
Li et al. | In situ parallel training of analog neural network using electrochemical random-access memory | |
Kadetotad et al. | Parallel architecture with resistive crosspoint array for dictionary learning acceleration | |
Wang et al. | A memristive deep belief neural network based on silicon synapses | |
Musisi-Nkambwe et al. | The viability of analog-based accelerators for neuromorphic computing: a survey | |
US20230059091A1 (en) | Neuromorphic circuit based on 2t2r rram cells | |
Antolini et al. | Combined HW/SW drift and variability mitigation for PCM-based analog in-memory computing for neural network applications | |
Bennett et al. | Contrasting advantages of learning with random weights and backpropagation in non-volatile memory neural networks | |
Taha et al. | Approximate memristive in-memory Hamming distance circuit | |
Lepri et al. | In-memory computing for machine learning and deep learning | |
Woo et al. | Exploiting defective RRAM array as synapses of HTM spatial pooler with boost-factor adjustment scheme for defect-tolerant neuromorphic systems | |
Saxena | Mixed-signal neuromorphic computing circuits using hybrid CMOS-RRAM integration | |
Wang et al. | Efficient training of the memristive deep belief net immune to non‐idealities of the synaptic devices | |
Yon et al. | Exploiting non-idealities of resistive switching memories for efficient machine learning | |
Kwon et al. | Reconfigurable neuromorphic computing block through integration of flash synapse arrays and super-steep neurons | |
Cai et al. | A Fully Integrated System‐on‐Chip Design with Scalable Resistive Random‐Access Memory Tile Design for Analog in‐Memory Computing |