Woo et al., 2020 - Google Patents
Exploiting defective RRAM array as synapses of HTM spatial pooler with boost-factor adjustment scheme for defect-tolerant neuromorphic systemsWoo et al., 2020
View HTML- Document ID
- 16696539502851457022
- Author
- Woo J
- Van Nguyen T
- Kim J
- Im J
- Im S
- Kim Y
- Min K
- Moon S
- Publication year
- Publication venue
- Scientific Reports
External Links
Snippet
A crossbar array architecture employing resistive switching memory (RRAM) as a synaptic element accelerates vector–matrix multiplication in a parallel fashion, enabling energy- efficient pattern recognition. To implement the function of the synapse in the RRAM …
- 210000000225 Synapses 0 title abstract description 14
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/06—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons
- G06N3/063—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means
- G06N3/0635—Physical realisation, i.e. hardware implementation of neural networks, neurons or parts of neurons using electronic means using analogue means
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0023—Address circuits or decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0021—Auxiliary circuits
- G11C13/0069—Writing or programming circuits or methods
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N3/00—Computer systems based on biological models
- G06N3/02—Computer systems based on biological models using neural network models
- G06N3/04—Architectures, e.g. interconnection topology
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06N—COMPUTER SYSTEMS BASED ON SPECIFIC COMPUTATIONAL MODELS
- G06N99/00—Subject matter not provided for in other groups of this subclass
- G06N99/005—Learning machines, i.e. computer in which a programme is changed according to experience gained by the machine itself during a complete run
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C13/00—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00
- G11C13/0002—Digital stores characterised by the use of storage elements not covered by groups G11C11/00, G11C23/00 - G11C25/00 using resistance random access memory [RRAM] elements
- G11C13/0009—RRAM elements whose operation depends upon chemical change
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C2213/00—Indexing scheme relating to G11C13/00 for features not covered by this group
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/01—Input arrangements or combined input and output arrangements for interaction between user and computer
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Yao et al. | Fully hardware-implemented memristor convolutional neural network | |
Yao et al. | Face classification using electronic synapses | |
Li et al. | Efficient and self-adaptive in-situ learning in multilayer memristor neural networks | |
Oh et al. | Energy-efficient Mott activation neuron for full-hardware implementation of neural networks | |
Gao et al. | Memristor-based analogue computing for brain-inspired sound localization with in situ training | |
Bayat et al. | Implementation of multilayer perceptron network with highly uniform passive memristive crossbar circuits | |
Gong et al. | Signal and noise extraction from analog memory elements for neuromorphic computing | |
Kim et al. | 4K-memristor analog-grade passive crossbar circuit | |
Mahmoodi et al. | Versatile stochastic dot product circuits based on nonvolatile memories for high performance neurocomputing and neurooptimization | |
Kim et al. | Impact of synaptic device variations on pattern recognition accuracy in a hardware neural network | |
Joksas et al. | Committee machines—a universal method to deal with non-idealities in memristor-based neural networks | |
Chen et al. | CMOS-integrated memristive non-volatile computing-in-memory for AI edge processors | |
Boybat et al. | Neuromorphic computing with multi-memristive synapses | |
Zidan et al. | The future of electronics based on memristive systems | |
Choi et al. | A self-rectifying TaO y/nanoporous TaO x memristor synaptic array for learning and energy-efficient neuromorphic systems | |
Fuller et al. | Parallel programming of an ionic floating-gate memory array for scalable neuromorphic computing | |
Kim et al. | Emerging memory technologies for neuromorphic computing | |
Shi et al. | Neuroinspired unsupervised learning and pruning with subquantum CBRAM arrays | |
Kim et al. | CMOS-compatible compute-in-memory accelerators based on integrated ferroelectric synaptic arrays for convolution neural networks | |
Frascaroli et al. | Evidence of soft bound behaviour in analogue memristive devices for neuromorphic computing | |
Shaban et al. | An adaptive threshold neuron for recurrent spiking neural networks with nanodevice hardware implementation | |
Srinivasan et al. | Magnetic tunnel junction based long-term short-term stochastic synapse for a spiking neural network with on-chip STDP learning | |
Serb et al. | Unsupervised learning in probabilistic neural networks with multi-state metal-oxide memristive synapses | |
Zhou et al. | Associative Memory for Image Recovery with a High‐Performance Memristor Array | |
Hu et al. | Associative memory realized by a reconfigurable memristive Hopfield neural network |