[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Ritt, 2004 - Google Patents

The DRS2 chip: a 4.5 GHz waveform digitizing chip for the MEG experiment

Ritt, 2004

View PDF
Document ID
1713886093000602555
Author
Ritt S
Publication year
Publication venue
IEEE Symposium Conference Record Nuclear Science 2004.

External Links

Snippet

A switched-capacitor array (SCA) chip is currently under development for fast waveform digitizing of PMT and drift chamber signals for the MEG experiment at PSI, Switzerland. This experiment searches for the lepton-flavor violating decay/spl mu//sup+//spl rarr/e/sup+//spl …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R19/00—Arrangements for measuring currents or voltages or for indicating presence or sign thereof
    • G01R19/25—Arrangements for measuring currents or voltages or for indicating presence or sign thereof using digital measurement techniques

Similar Documents

Publication Publication Date Title
Ritt Design and performance of the 6 GHz waveform digitizing chip DRS4
Ritt The DRS chip: cheap waveform digitizing in the GHz range
Niclass et al. A 128$\times $128 Single-Photon Image Sensor With Column-Level 10-Bit Time-to-Digital Converter Array
Lu et al. A 3.6 mW, 90 nm CMOS gated-Vernier time-to-digital converter with an equivalent resolution of 3.2 ps
CN101952895B (en) Fast readout method and switched capacitor array circuitry for waveform digitizing
CN108736885B (en) Phase-locked loop clock edge triggered clock phase-splitting method
Amiri et al. A multihit time-to-digital converter architecture on FPGA
Delagnes et al. Reaching a few picosecond timing precision with the 16-channel digitizer and timestamper SAMPIC ASIC
Arvani et al. A reconfigurable 5-channel ring-oscillator-based TDC for direct time-of-flight 3D imaging
Breton et al. Very high dynamic range and high sampling rate VME digitizing boards for physics experiments
Muntean et al. Blumino: The first fully integrated analog SiPM with on-chip time conversion
Corna et al. Digital instrument for time measurements: Small, portable, high–performance, fully programmable
Ritt The DRS2 chip: a 4.5 GHz waveform digitizing chip for the MEG experiment
Breton et al. Fast electronics for particle Time-Of-Flight measurement, with focus on the SAMPIC ASIC
Napolitano et al. A survey on time interval measurement techniques and testing methods
CN108768388B (en) Clock phase splitting method triggered by serial phase-locked loop clock edge
Yin et al. A high-resolution time-to-digital converter based on multi-phase clock implement in field-programmable-gate-array
Hsiao et al. A built-in parametric timing measurement unit
Aloisio et al. High-precision time-to-digital converters in a fpga device
Brönnimann et al. The domino sampling chip: a 1.2 GHz waveform sampling CMOS chip
Zhao et al. GERO: a general SCA-based readout ASIC for micro-pattern gas detectors with configurable storage depth and on-chip digitizer
Ritt Design and performance of the 5 GHz waveform digitizing chip DRS3
Chen et al. A PVT insensitive field programmable gate array time-to-digital converter
Yuan et al. A high resolution time-to-digital converter on FPGA for Time-Correlated Single Photon Counting
Abramzon et al. Scalable circuits for supply noise measurement