[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Shin et al., 2015 - Google Patents

One-cycle correction of timing errors in pipelines with standard clocked elements

Shin et al., 2015

View PDF
Document ID
16462717960167328410
Author
Shin I
Kim J
Lin Y
Shin Y
Publication year
Publication venue
IEEE Transactions on Very Large Scale Integration (VLSI) Systems

External Links

Snippet

One of the most aggressive uses of dynamic voltage scaling is timing speculation, which in turn requires fast correction of timing errors. The fastest existing error correction technique imposes a one-cycle time penalty only, but it is restricted to two-phase transparent latch …
Continue reading at www.kresttechnology.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3237—Power saving by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G06F1/3287—Power saving by switching off individual functional units in a computer system, i.e. selective power distribution
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G06F9/3869—Implementation aspects, e.g. pipeline latches; pipeline synchronisation and clocking
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Austin et al. Making typical silicon matter with razor
Kwon et al. Razor-lite: A light-weight register for error detection by observing virtual supply rails
Das et al. RazorII: In situ error detection and correction for PVT and SER tolerance
Ernst et al. Razor: circuit-level correction of timing errors for low-power operation
Bowman et al. Energy-efficient and metastability-immune resilient circuits for dynamic variation tolerance
Kim et al. Variation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique
Ernst et al. Razor: A low-power pipeline based on circuit-level timing speculation
Reyserhove et al. Margin elimination through timing error detection in a near-threshold enabled 32-bit microcontroller in 40-nm CMOS
Bild et al. Minimization of NBTI performance degradation using internal node control
Alghareb et al. Designing and evaluating redundancy-based soft-error masking on a continuum of energy versus robustness
Cannizzaro et al. SafeRazor: Metastability-robust adaptive clocking in resilient circuits
Valadimas et al. The time dilation technique for timing error tolerance
Das et al. Error-resilient design techniques for reliable and dependable computing
Valadimas et al. Timing error tolerance in small core designs for SoC applications
Das et al. Frequency-independent warning detection sequential for dynamic voltage and frequency scaling in ASICs
Shin et al. A pipeline architecture with 1-cycle timing error correction for low voltage operations
Shin et al. One-cycle correction of timing errors in pipelines with standard clocked elements
Shin et al. Aggressive voltage scaling through fast correction of multiple errors with seamless pipeline operation
Vangal et al. Wide-range many-core SoC design in scaled CMOS: Challenges and opportunities
Jia et al. An adaptive clock scheme exploiting instruction-based dynamic timing slack for a GPGPU architecture
Valadimas et al. Effective timing error tolerance in flip-flop based core designs
Ghasemazar et al. Optimizing the power-delay product of a linear pipeline by opportunistic time borrowing
Floros et al. The time dilation scan architecture for timing error detection and correction
Zhu et al. Error-resilient integrated clock gate for clock-tree power optimization on a wide voltage iot processor
Jin et al. M-IVC: Using multiple input vectors to minimize aging-induced delay