[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Thakker et al., 2009 - Google Patents

A novel table-based approach for design of FinFET circuits

Thakker et al., 2009

View PDF
Document ID
16111797989067872524
Author
Thakker R
Sathe C
Sachid A
Baghini M
Rao V
Patil M
Publication year
Publication venue
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

External Links

Snippet

A new lookup-table (LUT) approach, based on normalization of the drain current with an I DV G template, is proposed for simulation of MOS transistor circuits. The LUT approach is validated by considering two examples and by comparing the LUT results with mixed-mode …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5063—Analog circuit design, e.g. amplifiers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G06F17/30861—Retrieval from the Internet, e.g. browsers
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices

Similar Documents

Publication Publication Date Title
US8037433B2 (en) System and methodology for determining layout-dependent effects in ULSI simulation
Thakker et al. A novel table-based approach for design of FinFET circuits
US8225248B2 (en) Timing, noise, and power analysis of integrated circuits
US9639652B2 (en) Compact model for device/circuit/chip leakage current (IDDQ) calculation including process induced uplift factors
US20070143719A1 (en) Synthesizing current source driver model for analysis of cell characteristics
Yang et al. FinPrin: FinFET logic circuit analysis and optimization under PVT variations
Antonopoulos et al. CMOS small-signal and thermal noise modeling at high frequencies
Samal et al. Full chip power benefits with negative capacitance FETs
Zhang et al. Novel physics-based small-signal modeling and characterization for advanced RF bulk FinFETs
Agarwal et al. Accurate estimation and modeling of total chip leakage considering inter-& intra-die process variations
Chaudhuri et al. 3D vs. 2D device simulation of FinFET logic gates under PVT variations
Zjajo Stochastic process variation in deep-submicron CMOS
Girardi et al. Power constrained design optimization of analog circuits based on physical gm/ID characteristics
Biondi et al. Distributed modeling of layout parasitics in large-area high-speed silicon power devices
Lyu et al. Machine learning-assisted device modeling with process variations for advanced technology
Fu et al. VLSI on-chip power/ground network optimization considering decap leakage currents
Kaur et al. Efficient ECSM characterization considering voltage, temperature, and mechanical stress variability
Lin et al. Performance-aware corner model for design for manufacturing
Shamsir et al. Semiconductor device modeling and simulation for electronic circuit design
Girardi et al. A tool for automatic design of analog circuits based on gm/i/sub d/methodology
Thakker et al. A table-based approach to study the impact of process variations on FinFET circuit performance
Marani et al. Noise Performance in Current Mirror Circuit based on CNTFET and MOSFET
Lui et al. Power estimation and thermal budgeting methodology for FPGAs
Thakker et al. Automated design and optimization of circuits in emerging technologies
Orshansky et al. Efficient generation of pre-silicon MOS model parameters for early circuit design