[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Song et al., 2023 - Google Patents

An 8B/10B parallel encoder design for the polarity pre-processing

Song et al., 2023

View PDF
Document ID
15171732420314757409
Author
Song S
Yin H
Zhao J
Zhan Y
Poechmueller P
Publication year
Publication venue
Journal of Physics: Conference Series

External Links

Snippet

To tackle the high latency and slow encoding speed of 8B/10B encoder circuits in high- speed serial interfaces, a parallel structure for polarity pre-processing based on logic operations is proposed to optimize encoder performance in this article. Firstly, the encoding …
Continue reading at iopscience.iop.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/30—Compression; Expansion; Suppression of unnecessary data, e.g. redundancy reduction
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same information or similar information or a subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/20—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits characterised by logic function, e.g. AND, OR, NOR, NOT circuits
    • H03K19/21—EXCLUSIVE-OR circuits, i.e. giving output if input signal exists at only one input; COINCIDENCE circuits, i.e. giving output only if all input signals are identical

Similar Documents

Publication Publication Date Title
Lin et al. Hardware design of low-power high-throughput sorting unit
US7886210B2 (en) Apparatus for pipelined cyclic redundancy check circuit with multiple intermediate outputs
CN101140511A (en) Cascaded carry binary adder
Velayudham et al. An improved low-power coding for serial network-on-chip links
Najafi et al. Power and area efficient sorting networks using unary processing
Nannipieri et al. A novel parallel 8b/10b encoder: Architecture and comparison with classical solution
Shao et al. A high-throughput VLSI architecture design of canonical Huffman encoder
Song et al. An 8B/10B parallel encoder design for the polarity pre-processing
Narayanan et al. Enhanced bus invert encodings for low-power
Rao et al. Bus encoding for total power reduction using a leakage-aware buffer configuration
Saini et al. A new bus coding technique to minimize crosstalk in VLSI bus
Chen et al. Huffman coding method based on parallel implementation of FPGA
Ying et al. Area optimization of MPRM circuits using approximate computing
CN107277553A (en) A kind of binary arithmetic encoder
Norollah et al. 3D-Sorter: 3D design of a Resource-aware Hardware Sorter for Edge Computing Platforms under Area and Energy consumption constraints
Nunez‐Yanez et al. Gigabyte per second streaming lossless data compression hardware based on a configurable variable-geometry CAM dictionary
CN110971242A (en) Universal LDPC decoding barrel shifter
Lewis et al. Transforming bit-serial communication circuits into fast parallel VLSI implementations
Zhou et al. A qaud_byte implementation of 8B10B decoder in JESD204B protocol
Pritha et al. Enhancing the Efficiency of Wallace Tree Multipliers Through Optimized ECSLA Design
Batta et al. Design And Implementation Of Bcd Encoder Based Reversible Priority Encoder Using Toffoli Gate
CN102566962B (en) Circuit device for judging whether more than one 1 exists in sequence numbers
MOUNIKA et al. Scalable Digital CMOS Comparator using a Parallel Prefix Tree
Arun et al. A low power and high speed viterbi decoder based on deep pipelined, clock blocking and hazards filtering
Nie et al. An Optimized Structure for Data Alignment Logic in Parallel CRC Computing Circuits