[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Blanton et al., 2000 - Google Patents

On the design of fast, easily testable ALU's

Blanton et al., 2000

Document ID
14731299714761243667
Author
Blanton R
Hayes J
Publication year
Publication venue
IEEE transactions on very large scale integration (VLSI) systems

External Links

Snippet

A design methodology for implementing fast, easily testable arithmetic-logic units (ALUs) is presented. Here, we describe a set of fast adder designs, which are testable with a test set that has either/spl theta/(N) complexity (Lin-testable) or/spl theta/(1) complexity (C-testable) …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G01R31/318536—Scan chain arrangements, e.g. connections, test bus, analog signals
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Goel et al. Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style
Ghosh et al. Automatic test pattern generation for functional register-transfer level circuits using assignment decision diagrams
Grecu et al. Testing network-on-chip communication fabrics
Vangal et al. 5-GHz 32-bit integer execution core in 130-nm dual-V/sub T/CMOS
Huang et al. Design of high-performance CMOS priority encoders and incrementer/decrementers using multilevel lookahead and multilevel folding techniques
Lam et al. Delay fault coverage, test set size, and performance trade-offs
Gizopoulos et al. Easily testable cellular carry lookahead adders
Dey et al. Non-scan design-for-testability of RT-level data paths
Basu et al. Dynamic selection of trace signals for post-silicon debug
Raghunathan et al. Acceleration techniques for dynamic vector compaction
Blanton et al. On the design of fast, easily testable ALU's
Paschalis et al. An effective BIST architecture for fast multiplier cores
Psarakis et al. Test generation and fault simulation for cell fault model using stuck-at fault model based test tools
Lu et al. C-testable design techniques for iterative logic arrays
Al-Asaad et al. Scalable test generators for high-speed datapath circuits
Meyer et al. Fast hierarchical multi-level fault simulation of sequential circuits with switch-level accuracy
Blanton et al. 0n:(Vhigh 0Vlow)
Kajihara et al. On the adders with minimum tests
Benso et al. Online self-repair of FIR filters
Huang On speeding up extended finite state machines using catalyst circuitry
Rudnick et al. Sequential circuit testability enhancement using a nonscan approach
Chaithra et al. ASIC realization and performance evaluation of 64× 64 bit high speed multiplier in CMOS 45nm using Wallace Tree
Gharaybeh et al. A parallel-vector concurrent-fault simulator and generation of single-input-change tests for path-delay faults
Bakalis et al. Low power dissipation in BIST schemes for modified Booth multipliers
Psarakis et al. An effective BIST architecture for sequential fault testing in array multipliers