[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Verbeke et al., 2017 - Google Patents

A 1.8-pJ/b, 12.5–25-Gb/s wide range all-digital clock and data recovery circuit

Verbeke et al., 2017

View PDF
Document ID
14410090771694993137
Author
Verbeke M
Rombouts P
Ramon H
Moeneclaey B
Yin X
Bauwelinck J
Torfs G
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

Recently, there has been a strong drive to replace established analog circuits for multi- gigabit clock and data recovery (CDR) by more digital solutions. We focused on phase locked loop-based all-digital CDR (AD-CDR) techniques which contain a digital loop filter …
Continue reading at biblio.ugent.be (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/091—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal the phase or frequency detector using a sampling device
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1072—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the charge pump, e.g. changing the gain
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/06—Dc level restoring means; Bias distortion correction decision circuits providing symbol by symbol detection
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B10/00—Transmission systems employing electromagnetic waves other than radio-waves, e.g. infrared, visible or ultraviolet light, or employing corpuscular radiation, e.g. quantum communication

Similar Documents

Publication Publication Date Title
Verbeke et al. A 1.8-pJ/b, 12.5–25-Gb/s wide range all-digital clock and data recovery circuit
Shu et al. A 4-to-10.5 Gb/s continuous-rate digital clock and data recovery with automatic frequency acquisition
Inti et al. A 0.5-to-2.5 Gb/s reference-less half-rate digital CDR with unlimited frequency acquisition range and improved input duty-cycle error tolerance
Savoj et al. A 10-Gb/s CMOS clock and data recovery circuit with a half-rate linear phase detector
US6993107B2 (en) Analog unidirectional serial link architecture
Wu et al. A 1–16 Gb/s all-digital clock and data recovery with a wideband high-linearity phase interpolator
Chu et al. A 22 to 26.5 Gb/s optical receiver with all-digital clock and data recovery in a 65 nm CMOS process
Cao et al. A 500 mW ADC-based CMOS AFE with digital calibration for 10 Gb/s serial links over KR-backplane and multimode fiber
Song et al. A 0.47–0.66 pJ/bit, 4.8–8 Gb/s I/O transceiver in 65 nm CMOS
Kocaman et al. An 8.5–11.5-Gbps SONET transceiver with referenceless frequency acquisition
Rodoni et al. A 5.75 to 44 Gb/s quarter rate CDR with data rate selection in 90 nm bulk CMOS
Yin et al. A TDC-less 7 mW 2.5 Gb/s digital CDR with linear loop dynamics and offset-free data recovery
Shivnaraine et al. An 8–11 Gb/s reference-less bang-bang CDR enabled by “Phase reset”
Byun et al. A 10-Gb/s CMOS CDR and DEMUX IC with a quarter-rate linear phase detector
Chen et al. A CMOS 400-Mb/s serial link for AS-memory systems using a PWM scheme
Talegaonkar et al. Digital clock and data recovery circuit design: Challenges and tradeoffs
Rehman et al. A 25-Gb/s 270-mW Time-to-Digital Converter-Based $8 {\times} $ Oversampling Input-Delayed Data-Receiver in 45-nm SOI CMOS
Hanumolu et al. A 1.6 Gbps digital clock and data recovery circuit
Hou et al. A 56-Gb/s 8-mW PAM4 CDR/DMUX with high jitter tolerance
Ozkaya et al. A 60-Gb/s 1.9-pJ/bit NRZ optical receiver with low-latency digital CDR in 14-nm CMOS FinFET
Hu et al. 0.16-0.25 pJ/bit, 8 Gb/s near-threshold serial link receiver with super-harmonic injection-locking
Shekhar et al. A low-power bidirectional link with a direct data-sequencing blind oversampling CDR
Buckwalter et al. A 10Gb/s data-dependent jitter equalizer
Xiao et al. A 6.15–10.9 Gb/s 0.58 pJ/Bit Reference-Less Half-Rate Clock and Data Recovery With “Phase Reset” Scheme
Ge et al. A 28-Gb/s 13.8-mW half-rate bang-bang clock and data recovery circuit using return-to-zero-based symmetrical bang-bang phase detector