[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Buckwalter et al., 2004 - Google Patents

A 10Gb/s data-dependent jitter equalizer

Buckwalter et al., 2004

View PDF
Document ID
14296361835289887158
Author
Buckwalter J
Hajimiri A
Publication year
Publication venue
Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No. 04CH37571)

External Links

Snippet

An equalization circuit is presented that reduces data-dependent jitter by aligning data transition deviations. This paper presents an analytic solution to data-dependent jitter and demonstrates its impact on the phase noise of the recovered clock. A data-dependent jitter …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/099—Details of the phase-locked loop concerning mainly the controlled oscillator of the loop
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L27/00—Modulated-carrier systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE

Similar Documents

Publication Publication Date Title
Horowitz et al. High-speed electrical signaling: Overview and limitations
US7142624B2 (en) Analog unidirectional serial link architecture
US10892763B1 (en) Second-order clock recovery using three feedback paths
Hossain et al. 7.4 Gb/s 6.8 mW source synchronous receiver in 65 nm CMOS
US5412697A (en) Delay line separator for data bus
US10347283B2 (en) Clock data recovery in multilane data receiver
Song et al. A 1.62 Gb/s–2.7 Gb/s referenceless transceiver for DisplayPort v1. 1a with weighted phase and frequency detection
US11968287B2 (en) Data transition tracking for received data
US20140093015A1 (en) Circuits and Methods for Time-Average Frequency Based Clock Data Recovery
Park et al. A 4–20-Gb/s 1.87-pJ/b continuous-rate digital CDR circuit with unlimited frequency acquisition capability in 65-nm CMOS
Lee et al. A 2.5-10-Gb/s CMOS transceiver with alternating edge-sampling phase detection for loop characteristic stabilization
Yang et al. A 3.125-Gb/s clock and data recovery circuit for the 10-Gbase-LX4 Ethernet
Won et al. A 0.87 W transceiver IC for 100 gigabit Ethernet in 40 nm CMOS
Buckwalter et al. A 10Gb/s data-dependent jitter equalizer
Buckwalter et al. Analysis and equalization of data-dependent jitter
Shivnaraine et al. An 8–11 Gb/s reference-less bang-bang CDR enabled by “Phase reset”
US9112655B1 (en) Clock data recovery circuitry with programmable clock phase selection
Wang et al. A 10-Gb/s, 107-mW double-edge pulsewidth modulation transceiver
He et al. A CMOS mixed-signal clock and data recovery circuit for OIF CEI-6G+ backplane transceiver
Agrawal et al. An 8$\,\times\, $5 Gb/s Parallel Receiver With Collaborative Timing Recovery
Choi et al. A 0.99-pJ/b 15-Gb/s counter-based adaptive equalizer using single comparator in 28-nm CMOS
US9203604B1 (en) Methods and apparatus for performing bit swapping in clock data recovery circuitry
Beukema Design considerations for high-data-rate chip interconnect systems
Kwon et al. A fully digital semirotational frequency detection algorithm for Bang–Bang CDRs
US12095894B2 (en) Clock recovery with loop delay cancellation