Murarka et al., 1995 - Google Patents
Copper metallization for ULSL and beyondMurarka et al., 1995
- Document ID
- 14359314766379309603
- Author
- Murarka S
- Hymes S
- Publication year
- Publication venue
- Critical Reviews in Solid State and Material Sciences
External Links
Snippet
The investigation of copper for use as an interconnection metal in the ultra large-scale integration (ULSI) era of silicon integrated circuits has accelerated in the past several years. The obvious advantages for using copper to replace currently used Al are related to its lower …
- 239000010949 copper 0 title abstract description 471
Classifications
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
- H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
- H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
- H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
- H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
- H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
- H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
- H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
- H01L21/76841—Barrier, adhesion or liner layers
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
- H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
- H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
- H01L23/53204—Conductive materials
-
- H—ELECTRICITY
- H01—BASIC ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/0001—Technical content checked by a classifier
- H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Murarka et al. | Copper metallization for ULSL and beyond | |
Murarka et al. | Advanced multilayer metallization schemes with copper as interconnection metal | |
Murarka | Multilevel interconnections for ULSI and GSI era | |
Ryu et al. | Microstructure and reliability of copper interconnects | |
JP3704203B2 (en) | Copper alloys for chip and package interconnections and methods for their manufacture | |
Li et al. | Copper deposition and thermal stability issues in copper-based metallization for ULSI technology | |
Kodas et al. | The chemistry of metal CVD | |
US6306756B1 (en) | Method for production of semiconductor device | |
US7008872B2 (en) | Use of conductive electrolessly deposited etch stop layers, liner layers and via plugs in interconnect structures | |
US6147000A (en) | Method for forming low dielectric passivation of copper interconnects | |
US6255733B1 (en) | Metal-alloy interconnections for integrated circuits | |
US6057223A (en) | Passivated copper conductive layers for microelectronic applications | |
Jang et al. | Tantalum and niobium as a diffusion barrier between copper and silicon | |
Murarka | Interactions in metallization systems for integrated circuits | |
Ho | General aspects of barrier layers for very-large-scale integration applications I: Concepts | |
US20080176397A1 (en) | Methods to completely eliminate or significantly reduce defects in copper metallization in IC manufacturing | |
Rodbell et al. | The microstructure, mechanical stress, texture, and electromigration behavior of Al-Pd alloys | |
US6022801A (en) | Method for forming an atomically flat interface for a highly disordered metal-silicon barrier film | |
Cooke | A review of LPCVD metallization for semiconductor devices | |
Patterson et al. | Selective electroless copper metallization on a titanium nitride barrier layer | |
JPH0922907A (en) | Forming method for buried conductive layer | |
Lee et al. | Diffusion barrier properties of electroless Ni for electroless Cu using Cu plating employing hypophosphite as a reducing agent | |
Yoon et al. | Effect of interposed Cr layer on the thermal stability of Cu/Ta/Si structure | |
EP0262719A2 (en) | Method for manufacturing a planar electrical interconnection utilizing isotropic deposition of conductive material | |
Awaya et al. | Effect of thin-film texture and zirconium diffusion on reliability against electromigration in chemical-vapor-deposited copper interconnects |