[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Murarka, 1997 - Google Patents

Multilevel interconnections for ULSI and GSI era

Murarka, 1997

Document ID
4693975348661185599
Author
Murarka S
Publication year
Publication venue
Materials science and engineering: R: Reports

External Links

Snippet

A high performance interconnection network on a chip is essential to match the ever improving performance of the semiconductor devices they interconnect. This issue reviews the need, some fundamental background justifying the need, approaches one can take in …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28—Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in H01L21/20 - H01L21/268
    • H01L21/283—Deposition of conductive or insulating materials for electrodes conducting electric current
    • H01L21/285—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation
    • H01L21/28506—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers
    • H01L21/28512—Deposition of conductive or insulating materials for electrodes conducting electric current from a gas or vapour, e.g. condensation of conductive layers on semiconductor bodies comprising elements of Group IV of the Periodic System
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76841—Barrier, adhesion or liner layers
    • H01L21/76871—Layers specifically deposited to enhance or enable the nucleation of further layers, i.e. seed layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838—Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76877—Filling of holes, grooves or trenches, e.g. vias, with conductive material
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer, carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials

Similar Documents

Publication Publication Date Title
Murarka Multilevel interconnections for ULSI and GSI era
Murarka et al. Copper metallization for ULSL and beyond
Murarka et al. Advanced multilayer metallization schemes with copper as interconnection metal
Torres Advanced copper interconnections for silicon CMOS technologies
Ryu et al. Microstructure and reliability of copper interconnects
Li et al. Copper deposition and thermal stability issues in copper-based metallization for ULSI technology
US7008872B2 (en) Use of conductive electrolessly deposited etch stop layers, liner layers and via plugs in interconnect structures
TWI633624B (en) Doped tantalum nitride for copper barrier applications
Au et al. Selective chemical vapor deposition of manganese self-aligned capping layer for Cu interconnections in microelectronics
Kaloyeros et al. Chemical vapor deposition of copper for multilevel metallization
EP1108266A2 (en) Method for forming a copper film on a substrate
KR20020040663A (en) Tantalum and tantalum-based films formed using fluorine-containing source precursors and methods of making the same
Chang et al. Integrated electrochemical deposition of copper metallization for ultralarge-scale integrated circuits
Shacham-Diamand et al. Electroless Deposition of Thin-Film Cobalt-Tungsten-Phosphorus Layers Using Tungsten Phosphoric Acid (H 3 [P (W 3 O 10) 4]) for ULSI and MEMS Applications
Hsu et al. Sn/Pd catalyzation and electroless Cu deposition on TaN diffusion barrier layers
Gandikota et al. Adhesion studies of CVD copper metallization
Braeckelmann et al. Chemical vapor deposition of copper from CuI hexafluoroacetylacetonate trimethylvinylsilane for ultralarge scale integration applications
US20060220172A1 (en) Coating of copper and silver air bridge structures to improve electromigration resistance and other applications
Chen et al. Interconnect Processing: Integration, Dielectrics, Metals
US6339022B1 (en) Method of annealing copper metallurgy
Su et al. Metal Capping Layer Effects on Electromigration Failure Phenomena of Plasma Etched Copper Lines
Jiang et al. Copper metallization for current very large scale integration
KR20030050062A (en) METHOD FOR FORMING Cu WIRING OF SENICONDUCTOR DEVICE
Faltermeier et al. Integrated plasma-promoted chemical vapor deposition route to aluminum interconnect and plug technologies for emerging computer chip metallization
Jiang et al. Recent patents on Cu/low-k dielectrics interconnects in integrated circuits