[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Sivaraman et al., 1996 - Google Patents

A diagnosability metric for parametric path delay faults

Sivaraman et al., 1996

Document ID
14046639380653452984
Author
Sivaraman M
Strojwas A
Publication year
Publication venue
Proceedings of 14th VLSI Test Symposium

External Links

Snippet

Published research on delay fault testing has largely focused on generating a minimal set of test vector pairs to detect as many delay faults in a circuit as possible. Little regard has been paid to the diagnosability of delay faults in the quest for generating tests which can …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318385—Random or pseudo-random test pattern
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/2205—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested
    • G06F11/2236—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing using arrangements specific to the hardware being tested to test CPU or processors

Similar Documents

Publication Publication Date Title
Wang et al. Maximum power estimation for CMOS circuits using deterministic and statistic approaches
Asadi et al. An analytical approach for soft error rate estimation in digital circuits
US8122409B2 (en) Method and device for selectively adding timing margin in an integrated circuit
Jain et al. Testing, verification, and diagnosis in the presence of unknowns
US6223314B1 (en) Method of dynamic on-chip digital integrated circuit testing
Scott et al. Improving cell libraries for synthesis
Kirkpatrick et al. Digital sensitivity: Predicting signal interaction using functional analysis
Cantoro et al. About on-line functionally untestable fault identification in microprocessor cores for safety-critical applications
Lorenz et al. Monitoring of aging in integrated circuits by identifying possible critical paths
Sivaraman et al. A diagnosability metric for parametric path delay faults
Uzzaman et al. Not all delay tests are the same-SDQL model shows true-time
Virazel et al. Delay fault testing: Choosing between random SIC and random MIC test sequences
Westerman et al. Discrete event system approach for delay fault analysis in digital circuits
Roig et al. Automatic generation of synchronous test patterns for asynchronous circuits
Sivaraman et al. Test vector generation for parametric path delay faults
Sivaraman et al. Diagnosis of parametric path delay faults
Abinandhan et al. Application Specific Testing for VLSI Benchmark Circuits
Sivaraman et al. Delay fault coverage: a realistic metric and an estimation technique for distributed path delay faults
Hsu et al. A simulator for at-speed robust testing of path delay faults in combinational circuits
Chakraborty et al. Path delay fault simulation algorithms for sequential circuits
Sivaraman et al. Diagnosis of path delay faults
Higamit et al. Sequential circuit test generation for IDDQ testing of bridging faults
Lin et al. Speed binning with high-quality structural patterns from functional timing analysis (FTA)
Peng System-level test and validation of hardware/software systems
Biswal et al. On-line testing of digital vlsi circuits at register transfer level using high level decision diagrams