[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lorenz et al., 2014 - Google Patents

Monitoring of aging in integrated circuits by identifying possible critical paths

Lorenz et al., 2014

Document ID
10718259542475729037
Author
Lorenz D
Barke M
Schlichtmann U
Publication year
Publication venue
Microelectronics Reliability

External Links

Snippet

Aging of integrated circuits can no longer be neglected in advanced process technologies. Especially the strong dependence of the delay degradation of digital circuits on the workload is still an unsolved problem. If the workload is not known exactly, only a worst-case design …
Continue reading at www.sciencedirect.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31725—Timing aspects, e.g. clock distribution, skew, propagation delay
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31718—Logistic aspects, e.g. binning, selection, sorting of devices under test, tester/handler interaction networks, Test management software, e.g. software for test statistics or test evaluation, yield analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/24—Marginal checking or other specified testing methods not covered by G06F11/26, e.g. race tests
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Lorenz et al. Monitoring of aging in integrated circuits by identifying possible critical paths
Wirnshofer Variation-aware adaptive voltage scaling for digital CMOS circuits
Levine et al. Online measurement of timing in circuits: For health monitoring and dynamic voltage & frequency scaling
US20140089881A1 (en) Circuit Timing Analysis Incorporating the Effects of Temperature Inversion
JP2010519639A (en) Method, system, and computer program for analyzing timing design of an integrated circuit
Gomina et al. Power supply glitch attacks: Design and evaluation of detection circuits
Lorenz et al. Efficiently analyzing the impact of aging effects on large integrated circuits
Velamala et al. Failure diagnosis of asymmetric aging under NBTI
Shekarian et al. Improving hardware Trojan detection by retiming
Benhassain et al. Robustness of timing in-situ monitors for AVS management
Gomez et al. Selection of critical paths for reliable frequency scaling under BTI-aging considering workload uncertainty and process variations effects
Miskov-Zivanov et al. Process variability-aware transient fault modeling and analysis
Djellid-Ouar et al. Supply voltage glitches effects on CMOS circuits
Sanchez-Clemente et al. Error masking with approximate logic circuits using dynamic probability estimations
Kacou et al. Error rate estimation of a design implemented in an FPGA based on the operating conditions
Balef et al. Timing speculation with optimal in situ monitoring placement and within-cycle error prevention
Freijedo et al. Impact of power supply voltage variations on FPGA-based digital systems performance
US11307244B2 (en) Adaptive voltage scaling methods and systems therefor
Arasu et al. A design-for-reliability approach based on grading library cells for aging effects
US10733346B1 (en) Systems and methods for arc-based debugging in an electronic design
Ahmadi Balef et al. Effective In-Situ chip health monitoring with selective monitor insertion along timing paths
Cacho et al. Monitoring Setup and Hold Timing Limits
Anghel et al. Design-time exploration for process, environment and aging compensation techniques for low power reliable-aware design
Huard et al. Hot-carrier injection degradation in advanced CMOS nodes: a bottom-up approach to circuit and system reliability
Yang et al. NBTI and leakage reduction using an integer linear programming approach