[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Bryant, 1987 - Google Patents

A survey of switch-level algorithms

Bryant, 1987

Document ID
13941739961566594164
Author
Bryant R
Publication year
Publication venue
IEEE Design & Test of Computers

External Links

Snippet

The switch-level model provides a logical abstraction from the physical structure of a metal- oxide semiconductor (MOS) circuit to its digital behavior. At the switch level, a circuit is modeled as a network of transistor switches connecting a set of charge storage nodes. Node …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/504—Formal methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G01R31/318342—Generation of test inputs, e.g. test vectors, patterns or sequence by preliminary fault modelling, e.g. analysis, simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/30—Information retrieval; Database structures therefor; File system structures therefor
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/36—Preventing errors by testing or debugging software
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Bryant A survey of switch-level algorithms
Kuehlmann et al. Verity—a formal verification program for custom CMOS circuits
Bryant Symbolic verification of MOS circuits
Bryant et al. COSMOS: A compiled simulator for MOS circuits
US5550760A (en) Simulation of circuits
Zarandi et al. Dependability analysis using a fault injection tool based on synthesizability of HDL models
Ruehli et al. Circuit analysis, logic simulation, and design verification for VLSI
US5694579A (en) Using pre-analysis and a 2-state optimistic model to reduce computation in transistor circuit simulation
Ali et al. Debugging sequential circuits using Boolean satisfiability
Gai et al. MOZART: a concurrent multilevel simulator
Kaja et al. Towards fault simulation at mixed register-transfer/gate-level models
Li et al. Digital system verification: A combined formal methods and simulation framework
Gupta et al. Functional fault modeling and simulation for VLSI devices
Kukimoto et al. Hierarchical functional timing analysis
Loiacono et al. Fast cone-of-influence computation and estimation in problems with multiple properties
Gunes et al. A survey and comparison of digital logic simulators
Devadas et al. Verification of asynchronous interface circuits with bounded wire delays
Hoskote et al. Automatic verification of implementations of large circuits against HDL specifications
Black et al. A brief introduction to formal methods [hardware design]
Isles et al. Computing reachable control states of systems modeled with uninterpreted functions and infinite memory
Saab et al. Hierarchical multi-level fault simulation of large systems
Curzon et al. Verification of the MDG components library in HOL
Hwang et al. An efficient verifier for finite state machines
Breuer et al. Digital system simulation: Current status and future trends or darwin's theory of simulation
Roy The use of RTL descriptions in accurate timing verification and test generation (VLSI)