[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Christoforakis, 2018 - Google Patents

Design an efficient router for network on chip design.

Christoforakis, 2018

View PDF
Document ID
13338687822072816327
Author
Christoforakis I
Publication year

External Links

Snippet

The increased demand for on-chip communication bandwidth as a result of the multi-core trend has made packet switched networks-on-chip (NoCs) a more compelling choice for the communication backbone in next-generation systems [1]. However, NoC designs have much …
Continue reading at apothesis.lib.hmu.gr (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17337—Direct connection machines, e.g. completely connected computers, point to point communication networks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems
    • H04L12/56—Packet switching systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks
    • H04L45/06—Deflection routing, e.g. hot-potato routing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic regulation in packet switching networks
    • H04L47/10—Flow control or congestion control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network

Similar Documents

Publication Publication Date Title
Agarwal et al. Survey of network on chip (noc) architectures & contributions
Moraes et al. HERMES: an infrastructure for low area overhead packet-switching networks on chip
Zeferino et al. SoCIN: a parametric and scalable network-on-chip
Zeferino et al. RASoC: A router soft-core for networks-on-chip
Monemi et al. ProNoC: A low latency network-on-chip based many-core system-on-chip prototyping platform
Pande et al. High-throughput switch-based interconnect for future SoCs
Abdelfattah et al. Take the highway: Design for embedded NoCs on FPGAs
Abdallah et al. Basic network-on-chip interconnection for future gigascale MCSoCs applications: Communication and computation orthogonalization
Seitanidis et al. Elastistore: An elastic buffer architecture for network-on-chip routers
Abdelfattah et al. Design and applications for embedded networks-on-chip on FPGAs
Neeb et al. Designing efficient irregular networks for heterogeneous systems-on-chip
Pontes et al. Hermes-AA: A 65nm asynchronous NoC router with adaptive routing
Concer et al. Distributed flit-buffer flow control for networks-on-chip
Christoforakis Design an efficient router for network on chip design.
Lee et al. Design of a feasible on-chip interconnection network for a chip multiprocessor (cmp)
PERINBAM J Runtime buffer management to improve the performance in irregular Network-on-Chip architecture
Kaushal et al. Network on Chip Architecture and Routing Techniques: A survey
BM et al. A Scheduled Based Argo NI NoC Using GALS Architecture for MPSOC
Samanth et al. Design and Analysis of Four Port Router for Network-On-Chip Applications
Pau et al. A Configurable Router for Embedded Network-on-Chip Support in Field-Programmable Gate Arrays
Hadjiat et al. An fpga implementation of a scalable network-on-chip based on the token ring concept
Veeraprathap et al. Network on chip design and implementation on FPGA with advanced hardware and networking functionalities
Blessington et al. A perspective on collaboration with interconnects & routing in network on chip architectures
Pruthvija et al. Simulation of low area and high speed nine port network-on-chip router architecture
Yoon Design and optimization of Networks-on-Chip for future heterogeneous systems-on-chip