[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Pruthvija et al., 2018 - Google Patents

Simulation of low area and high speed nine port network-on-chip router architecture

Pruthvija et al., 2018

Document ID
11186192005285517140
Author
Pruthvija B
Ojashwini R
Ranjani G
Publication year
Publication venue
2018 3rd IEEE International Conference on Recent Trends in Electronics, Information & Communication Technology (RTEICT)

External Links

Snippet

In present technological world, life demands very high speed gadgets which are requisite components of modern human existence to reduce accomplishment of habitual works. Accordingly, such devices should be capable for operating at expeditious. Conventionally …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G06F15/17356—Indirect interconnection networks
    • G06F15/17368—Indirect interconnection networks non hierarchical topologies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/40—Bus structure
    • G06F13/4004—Coupling between buses
    • G06F13/4022—Coupling between buses using switching circuits, e.g. switching matrix, connection or expansion network
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding through a switch fabric
    • H04L49/253—Connections establishment or release between ports
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/109—Switching fabric construction integrated on microchip, e.g. switch-on-chip
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Switching fabric construction
    • H04L49/101—Crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L45/00—Routing or path finding of packets in data switching networks

Similar Documents

Publication Publication Date Title
US10838787B2 (en) Processing system with interspersed processors with multi-layer interconnect
Plana et al. A GALS infrastructure for a massively parallel multiprocessor
US20190266088A1 (en) Backbone network-on-chip (noc) for field-programmable gate array (fpga)
US11171652B2 (en) Method and apparatus for implementing configurable streaming networks
Abdelfattah et al. Design and applications for embedded networks-on-chip on FPGAs
CN109450705B (en) FPGA-based mapping-oriented on-chip network verification method and system
Puttmann et al. Giganoc-a hierarchical network-on-chip for scalable chip-multiprocessors
Neishaburi et al. NISHA: A fault-tolerant NoC router enabling deadlock-free interconnection of subnets in hierarchical architectures
Pruthvija et al. Simulation of low area and high speed nine port network-on-chip router architecture
Kerrison et al. A Benes Based NoC switching architecture for mixed criticality embedded systems
de Melo et al. Analyzing the error propagation in a parameterizable network-on-chip router
Chatrath et al. Design and implementation of high speed reconfigurable NoC router
Yoneda et al. Network-on-Chip based multiple-core centralized ECUs for safety-critical automotive applications
Guntaka Router Design and Configuration for Network on Chip
Cluster Sergio Pertuz İD Cornelia Wulf, Najdet Charaf®, Lester Kalms, and Diana Göhringer İD Adaptive Dynamic Systems, TU Dresden, Dresden, Germany sergio. pertuz@ tu-dresden. de
Amaresh et al. Performance Analysis of Data Communication Using Hybrid NoC for Low Latency and High Throughput on FPGA
Christoforakis Design an efficient router for network on chip design.
Bertozzi et al. Network-on-Chip Design for Gigascale Systems-on-Chip
Matos et al. Reconfigurable intercommunication infrastructure: NoCs
Umamaheswari et al. Dynamic buffer management to improve the performance of fault tolerance adaptive network-on-chip applications
El Ouchdi et al. Design and physical implementation of a data transfer interface used in network on chip
Kashwan et al. Implementation and performance analyses of a novel optimized NoC router
Panem et al. Performance analysis of 16× 16, 32× 32, 64× 64 2-D mesh topologies for network on chip
Onsori et al. Performance enhancement of routers in networks-on-chip using dynamic virtual channels allocation
SHERMI et al. A Novel Architecture of Bidirectional NoC Router with Flexible Buffer