[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Milojevic et al., 2009 - Google Patents

Pathfinding: A design methodology for fast exploration and optimisation of 3D-stacked integrated circuits

Milojevic et al., 2009

Document ID
13213384660356250075
Author
Milojevic D
Radojcic R
Carpenter R
Marchal P
Publication year
Publication venue
2009 International Symposium on System-on-Chip

External Links

Snippet

This paper introduces new design methodology and the corresponding EDA tool chain enabling fast design space exploration and high fidelity of results for emerging heterogeneous 3D-Stacked Integrated Circuits. The proposed framework allows designers …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5077—Routing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5086—Mechanical design, e.g. parametric or variational design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application

Similar Documents

Publication Publication Date Title
Panth et al. Shrunk-2-D: A physical design methodology to build commercial-quality monolithic 3-D ICs
CN107798159B (en) Method for generating three-dimensional integrated circuit design
Seiculescu et al. SunFloor 3D: A tool for networks on chip topology synthesis for 3-D systems on chips
Kim et al. Architecture, chip, and package co-design flow for 2.5 D IC design enabling heterogeneous IP reuse
Das Design automation and analysis of three-dimensional integrated circuits
CN114896920B (en) Three-dimensional stacked chip thermal simulation model establishment and hot spot temperature prediction method
US10678979B2 (en) Method and apparatus for implementing a system-level design tool for design planning and architecture exploration
US8689170B2 (en) Changing the location of a buffer bay in a netlist
KR102717096B1 (en) Integrated circuit and computer-implemented method for manufacturing the same
Fadnavis et al. PNR flow methodology for congestion optimization using different macro placement strategies of DDR memories
Milojevic et al. Pathfinding: A design methodology for fast exploration and optimisation of 3D-stacked integrated circuits
Kabir et al. Holistic Chiplet–Package Co-Optimization for Agile Custom 2.5-D Design
Boutros et al. A Whole New World: How to Architect Beyond-FPGA Reconfigurable Acceleration Devices?
Kabir et al. Coupling extraction and optimization for heterogeneous 2.5 D chiplet-package co-design
Milojevic et al. Automated Pathfinding tool chain for 3D-stacked integrated circuits: Practical case study
Sotiriou-Xanthopoulos et al. A framework for rapid evaluation of heterogeneous 3-D NoC architectures
US9177090B1 (en) In-hierarchy circuit analysis and modification for circuit instances
Yaghini et al. Coupling mitigation in 3-D multiple-stacked devices
Xie et al. Design space exploration for 3D integrated circuits
Peng et al. A timing-driven analytical placer for gate-level partitioned monolithic 3D ICs
Chang et al. Design-aware partitioning-based 3-D IC design flow with 2-D commercial tools
JP4186890B2 (en) Semiconductor integrated circuit element arrangement system, element arrangement method, and program
Jenila et al. Implementation of Routing-denser PnR Flow for an Efficient IC Block Level Design
Budhathoki et al. Integrating 3D floorplanning and optimization of thermal through-silicon vias
Randall Cost-Driven Integration Architectures for Multi-Die Silicon Systems