[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kumar et al., 2006 - Google Patents

Dual-Vt design of FPGAs for subthreshold leakage tolerance

Kumar et al., 2006

View PDF
Document ID
11824711719828803330
Author
Kumar A
Anis M
Publication year
Publication venue
7th International Symposium on Quality Electronic Design (ISQED'06)

External Links

Snippet

In this paper we propose a dual-Vt FPGA architecture for reduction of subthreshold leakage power. A CAD flow has been proposed based on the dual-Vt assignment algorithm and placement for realizing the dual-Vt FPGA architecture. Logic elements within the logic blocks …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/1778—Structural details for adapting physical parameters
    • H03K19/17784—Structural details for adapting physical parameters for supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/177—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components arranged in matrix form
    • H03K19/17724—Structural details of logic blocks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0008—Arrangements for reducing power consumption
    • H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption

Similar Documents

Publication Publication Date Title
Gayasen et al. A dual-v dd low power fpga architecture
Usami et al. A design approach for fine-grained run-time power gating using locally extracted sleep signals
Lin et al. Performance benefits of monolithically stacked 3D-FPGA
US7714610B2 (en) Low-power FPGA circuits and methods
Magen et al. Interconnect-power dissipation in a microprocessor
Calhoun et al. A leakage reduction methodology for distributed MTCMOS
Hanchate et al. LECTOR: a technique for leakage reduction in CMOS circuits
Li et al. Architecture evaluation for power-efficient FPGAs
US7467314B2 (en) Systems and methods for reducing static and total power consumption in a programmable logic device
Jamieson et al. An energy and power consumption analysis of FPGA routing architectures
Lamoureux et al. An overview of low-power techniques for field-programmable gate arrays
Anderson et al. A novel low-power FPGA routing switch
Bsoul et al. An FPGA with power-gated switch blocks
Li et al. Field programmability of supply voltages for FPGA power reduction
Kumar et al. Dual-Vt design of FPGAs for subthreshold leakage tolerance
Marrakchi et al. Hierarchical FPGA clustering based on multilevel partitioning approach to improve routability and reduce power dissipation
Kumar et al. An analytical state dependent leakage power model for FPGAs
Kumar et al. Dual-threshold CAD framework for subthreshold leakage power aware FPGAs
Hu et al. Simultaneous time slack budgeting and retiming for dual-vdd FPGA power reduction
Huang et al. Off-path leakage power aware routing for SRAM-based FPGAs
Shin et al. Semicustom design of zigzag power-gated circuits in standard cell elements
Lodi et al. Low leakage techniques for FPGAs
Hassan et al. Lap: A logic activity packing methodology for leakage power-tolerant FPGAs
Anderson Power optimization and prediction techniques for FPGAs
Ahmed Towards high-level leakage power reduction techniques for FPGAs