[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Chennakesavulu et al., 2018 - Google Patents

Improved performance of error controlling codes using pass transistor logic

Chennakesavulu et al., 2018

Document ID
112185319275890953
Author
Chennakesavulu M
Jayachandra Prasad T
Sumalatha V
Publication year
Publication venue
Circuits, Systems, and Signal Processing

External Links

Snippet

Abstract System-on-ship (SoC) design in the nanoelectronics era brings us not only many opportunities but also several challenges like synchronization, process uncertainty, global interconnecting delay, high scalability, and reliability. Network on Chip (NoC) could be a …
Continue reading at link.springer.com (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0057—Block codes
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2906—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes using block codes
    • H03M13/2909—Product codes
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/004—Arrangements for detecting or preventing errors in the information received by using forward error control
    • H04L1/0056—Systems characterized by the type of code used
    • H04L1/0061—Error detection codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L2001/0092—Error control systems characterised by the topology of the transmission link

Similar Documents

Publication Publication Date Title
Bertozzi et al. Error control schemes for on-chip communication links: the energy-reliability tradeoff
Hegde et al. Toward achieving energy efficiency in presence of deep submicron noise
Fu et al. On hamming product codes with type-II hybrid ARQ for on-chip interconnects
Ganguly et al. Design of low power & reliable networks on chip through joint crosstalk avoidance and multiple error correction coding
Dutta et al. Reliable network-on-chip using a low cost unequal error protection code
Vinodhini et al. Reliable low power NoC interconnect
Ibrahim et al. An energy efficient and low overhead fault mitigation technique for internet of thing edge devices reliable on‐chip communication
Fu et al. Error control for network-on-chip links
Yu et al. Transient and permanent error co-management method for reliable networks-on-chip
Maheswari et al. Multi bit random and burst error correction code with crosstalk avoidance for reliable on chip interconnection links
Gul et al. Joint crosstalk aware burst error fault tolerance mechanism for reliable on-chip communication
Chennakesavulu et al. Improved performance of error controlling codes using pass transistor logic
Jafarzadeh et al. Low energy yet reliable data communication scheme for network-on-chip
Rossi et al. Power consumption of fault tolerant busses
Dang et al. Parity-based ECC and mechanism for detecting and correcting soft errors in on-chip communication
Flayyih et al. Adaptive multibit crosstalk-aware error control coding scheme for on-chip communication
Maheswari et al. Enhanced low complex double error correction coding with crosstalk avoidance for reliable on-chip interconnection link
Huang et al. Self‐calibrated energy‐efficient and reliable channels for on‐chip interconnection networks
Velayudham et al. Power efficient error correction coding for on‐chip interconnection links
Shirmohammadi et al. Using binary-reflected gray coding for crosstalk mitigation of network on chip
Ganguly et al. Addressing signal integrity in networks on chip interconnects through crosstalk-aware double error correction coding
Rossi et al. Power consumption of fault tolerant codes: The active elements
Logic M. Chennakesavulu, T. Jayachandra Prasad & V. Sumalatha
Maheswari et al. Design of a novel error correction coding with crosstalk avoidance for reliable on-chip interconnection link
Flayyih et al. Multi‐bit error control coding with limited correction for high‐performance and energy‐efficient network on chip