[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Jiao et al., 2010 - Google Patents

Circuit design and modeling techniques for enhancing the clock-data compensation effect under resonant supply noise

Jiao et al., 2010

View PDF
Document ID
11254766235626808910
Author
Jiao D
Gu J
Kim C
Publication year
Publication venue
IEEE Journal of Solid-State Circuits

External Links

Snippet

Recent publications have shown that clock jitter can improve timing margin through the compensation effect between the clock cycle and the datapath delay under the influence of resonant supply noise. This paper presents a comprehensive study of this beneficial clock …
Continue reading at people.ece.umn.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G06F1/10—Distribution of clock signals, e.g. skew
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/30—Marginal testing, e.g. varying supply voltage
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses

Similar Documents

Publication Publication Date Title
Bowman et al. A 22 nm all-digital dynamically adaptive clock distribution for supply voltage droop tolerance
Heydari Analysis of the PLL jitter due to power/ground and substrate noise
Kang et al. On-chip variability sensor using phase-locked loop for detecting and correcting parametric timing failures
Bowman et al. A 16 nm all-digital auto-calibrating adaptive clock distribution for supply voltage droop tolerance across a wide operating range
Bowman et al. All-digital circuit-level dynamic variation monitor for silicon debug and adaptive clock control
Jiao et al. Circuit design and modeling techniques for enhancing the clock-data compensation effect under resonant supply noise
Salman et al. Worst case power/ground noise estimation using an equivalent transition time for resonance
Jiao et al. Design, modeling, and test of a programmable adaptive phase-shifting PLL for enhancing clock data compensation
Kobayashi et al. Analog/mixed-signal circuit design in nano CMOS era
Gu et al. Design and implementation of active decoupling capacitor circuits for power supply regulation in digital ICs
Gu et al. On-chip supply noise regulation using a low-power digital switched decoupling capacitor circuit
Kim et al. A supply-noise sensitivity tracking PLL in 32 nm SOI featuring a deep trench capacitor based loop filter
Sun et al. Prediction of power supply induced jitter with PDN design parameters
Bhowmik et al. Clock jitter reduction and flat frequency generation in PLL using autogenerated control feedback
Shifman et al. A method for mitigation of droop timing errors including a 500 MHz droop detector and dual mode logic
Gao et al. Modeling static delay variations in push–pull CMOS digital logic circuits due to electrical disturbances in the power supply
Wang et al. On-die supply-inducecd jitter behavioral modeling
Badaroglu et al. Clock tree optimization in synchronous CMOS digital circuits for substrate noise reduction using folding of supply current transients
Fan et al. GALS design for on-chip ground bounce suppression
Grossi et al. Impact of bias temperature instability (BTI) aging phenomenon on clock deskew buffers
Moorthy et al. Power Delivery Network Design Strategy for Next Generation High Speed IO
Boyer et al. Effect of aging on power integrity of digital integrated circuits
Kang et al. Simulation and measurement correlation of power supply noise induced jitter for core and digital IP blocks
Park et al. Noise immunity modeling and analysis of delay-locked loop
Omaña et al. Low-cost on-chip clock jitter measurement scheme