[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Javid et al., 2009 - Google Patents

Simulation-based hierarchical sizing and biasing of analog firm IPs

Javid et al., 2009

View PDF
Document ID
9669802096229323891
Author
Javid F
Iskander R
Louërat M
Publication year
Publication venue
2009 IEEE Behavioral Modeling and Simulation Workshop

External Links

Snippet

This paper presents a simulation-based hierarchical sizing and biasing tool for analog integrated circuits design. The tool allows the designer to express the sizing procedure in terms of sizing and biasing operators. These operators are technology independent, hence …
Continue reading at bmas.designers-guide.org (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
    • G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
    • G05F3/02—Regulating voltage or current
    • G05F3/08—Regulating voltage or current wherein the variable is dc
    • G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
    • G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
    • G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
    • G05F3/26—Current mirrors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B17/00—Systems involving the use of models or simulators of said systems
    • G05B17/02—Systems involving the use of models or simulators of said systems electric
    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B13/00—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion
    • G05B13/02—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric
    • G05B13/04—Adaptive control systems, i.e. systems automatically adjusting themselves to have a performance which is optimum according to some preassigned criterion electric involving the use of models or simulators

Similar Documents

Publication Publication Date Title
Ochotta et al. Synthesis of high-performance analog circuits in ASTRX/OBLX
US7409651B2 (en) Automated migration of analog and mixed-signal VLSI design
Van der Plas et al. AMGIE-A synthesis environment for CMOS analog integrated circuits
Maulik et al. Sizing of cell-level analog circuits using constrained optimization techniques
Koh et al. Automatic synthesis of operational amplifiers based on analytic circuit models
Nenzi et al. Ngspice users manual version 23
Ochotta et al. ASTRX/OBLX: Tools for rapid synthesis of high-performance analog circuits
US9898566B2 (en) Method for automated assistance to design nonlinear analog circuit with transient solver
JP2008515097A (en) Novel optimization for circuit design
US7730433B2 (en) Analog design retargeting
Graupner et al. Generator based approach for analog circuit and layout design and optimization
Javid et al. Simulation-based hierarchical sizing and biasing of analog firm IPs
Abel et al. Constraint-programmed initial sizing of analog operational amplifiers
Ochotta et al. Analog circuit synthesis for large, realistic cells: Designing a pipelined A/D converter with ASTRX/OBLX
Jafari et al. Design optimization of analog integrated circuits by using artificial neural networks
Stefanovic et al. PAD: A new interactive knowledge-based analog design approach
Iskander et al. Automatic DC operating point computation and design plan generation for analog IPs
Zwerger et al. Analog power-down synthesis
Sahu et al. Automatic synthesis of CMOS operational amplifiers: a fuzzy optimization approach
JP2008181377A (en) System and method for designing semiconductor device
Iskander et al. Synthesis of CMOS analog cells using AMIGO
Girardi et al. A tool for automatic design of analog circuits based on gm/i/sub d/methodology
Iskander et al. Hierarchical graph-based sizing for analog cells through reference transistors
GB2386976A (en) Optimisation of electronic system parameters
Arsov The 40-th Anniversary of the Simulation Program with Integrated Circuit Emphasis-SPICE