[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Kaiser et al., 2004 - Google Patents

Prototyping for MIMO systems-an overview

Kaiser et al., 2004

View PDF
Document ID
8850090577001176926
Author
Kaiser T
Wilzeck A
Berentsen M
Rupp M
Publication year
Publication venue
2004 12th European Signal Processing Conference

External Links

Snippet

The past decade has shown distinct advances in the theory of MIMO techniques for wireless communication systems. Now, the time has come to demonstrate this progress in terms of applications, where the intermediate step towards a customized product consists in more or …
Continue reading at citeseerx.ist.psu.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G06F9/3895—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
    • G06F9/3897—Concurrent instruction execution, e.g. pipeline, look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G06F9/30—Arrangements for executing machine-instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/80—Architectures of general purpose stored programme computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04B—TRANSMISSION
    • H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
    • H04B1/69—Spread spectrum techniques
    • H04B1/707—Spread spectrum techniques using direct sequence modulation
    • H04B1/7097—Interference-related aspects
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake

Similar Documents

Publication Publication Date Title
Kaiser et al. Prototyping for MIMO systems-an overview
US9647731B2 (en) Reconfigurable network on a chip (NoC) radio through reduced instruction set computer (RISC) agents by overwriting program store for different phases of demodulation
KR101256851B1 (en) Digital signal processor including a programmable network
Anjum et al. State of the art baseband DSP platforms for Software Defined Radio: A survey
Rupp et al. Rapid prototyping for wireless designs: the five-ones approach
Meeuwsen et al. A full-rate software implementation of an IEEE 802.11 a compliant digital baseband transmitter
Becker et al. A parallel dynamically reconfigurable architecture designed for flexible application-tailored hardware/software systems in future mobile communication
Zhang Dynamically reconfigurable architectures for real-time baseband processing
Guo et al. Rapid industrial prototyping and SoC design of 3G/4G wireless systems using an HLS methodology
Nilsson Design of programmable multi-standard baseband processors
Novo et al. Energy-performance exploration of a CGA-based SDR processor
Tell Design of programmable baseband processors
Zhang et al. Heterogeneous reconfigurable processors for real-Time baseband processing
Hassan et al. Coarse-grained reconfigurable architectures for radio baseband processing: A survey
Nezan et al. Signal Processing with High Complexity: Prototyping and Industrial Design
Herrero et al. Design and implementation of a hardware module for equalisation in a 4G MIMO receiver
Lin Realizing software defined radio-A study in designing mobile supercomputers
Rauwerda Multi-standard adaptive wireless communication receivers: adaptive applications mapped on heterogeneous dynamically reconfigurable hardware: adaptive applications mapped on heterogeneous dynamically reconfigurable hardware
Glossner et al. The sandbridge SDR communications platform
Zheng Datacenter Design for Future Cloud Radio Access Network.
Harju Programmable receiver architectures for multimode mobile terminals
Seidel et al. Generated DSP cores for implementation of an OFDM communication system
Radhakrishnan Implementation of Soft-output sphere decoder by rapid prototyping methodology
Iacono et al. ASIP architecture for multi-standard wireless terminals
Nithiyanantham et al. An experimental study of coarse-grained reconfigurable system-on-chip-based software-defined radio