[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Hassan et al., 2024 - Google Patents

Coarse-grained reconfigurable architectures for radio baseband processing: A survey

Hassan et al., 2024

View PDF
Document ID
12310150376710334879
Author
Hassan Z
Ometov A
Lohan E
Nurmi J
Publication year
Publication venue
Journal of Systems Architecture

External Links

Snippet

Emerging communication technologies, such as 5G and beyond, have introduced diverse requirements that demand high performance and energy efficiency at all levels. Furthermore, the real-time requirements of different services vary significantly–increasing …
Continue reading at researchportal.tuni.fi (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G06F15/7867—Architectures of general purpose stored programme computers comprising a single central processing unit with reconfigurable architecture
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
    • G06F17/141—Discrete Fourier transforms
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for programme control, e.g. control unit
    • G06F9/06—Arrangements for programme control, e.g. control unit using stored programme, i.e. using internal store of processing equipment to receive and retain programme
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F8/00—Arrangements for software engineering
    • G06F8/40—Transformations of program code
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/16—Constructional details or arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Wu et al. Implementation of a high throughput soft MIMO detector on GPU
Anjum et al. State of the art baseband DSP platforms for Software Defined Radio: A survey
Peng et al. A 2.92-Gb/s/W and 0.43-Gb/s/MG flexible and scalable CGRA-based baseband processor for massive MIMO detection
Liu et al. Massive MIMO Detection Algorithm and VLSI Architecture
Zhang et al. A heterogeneous reconfigurable cell array for MIMO signal processing
Park et al. Efficient FPGA-based implementations of MIMO-OFDM physical layer
Chen et al. Flexible, efficient multimode MIMO detection by using reconfigurable ASIP
Aliagha et al. Energy efficient design of coarse-grained reconfigurable architectures: Insights, trends and challenges
Guenther et al. A scalable, multimode SVD precoding ASIC based on the cyclic Jacobi method
Lin et al. Parameterized sets of dataflow modes and their application to implementation of cognitive radio systems
Hassan et al. Coarse-grained reconfigurable architectures for radio baseband processing: A survey
Novo et al. Mapping a multiple antenna SDM-OFDM receiver on the ADRES coarse-grained reconfigurable processor
Kareemullah et al. A survey on embedded reconfigurable architectures
Noguera et al. Implementation of sphere decoder for MIMO-OFDM on FPGAs using high-level synthesis tools
Airoldi et al. Energy-efficient fast Fourier transforms for cognitive radio systems
Liu et al. Exploiting wireless technology for energy-efficient accelerators with multiple dataflows and precision
Novo et al. Energy-performance exploration of a CGA-based SDR processor
Fasthuber et al. A scalable MIMO detector processor with near-ASIC energy efficiency
Guo et al. Rapid prototyping and vlsi exploration for 3g/4g mimo wireless systems using integrated catapult-c methodology
Mohammed et al. A MIMO decoder accelerator for next generation wireless communications
Akeela et al. Efficient co-design partitioning of WLANs on SoC-based SDRs
Tran Towards hardware synthesis of a flexible radio from a high-level language
Agrawal et al. Partitioning and assignment exploration for multiple modes of ieee 802.11 n modem on heterogeneous mpsoc platforms
Galanis et al. A partitioning methodology for accelerating applications in hybrid reconfigurable platforms
Vipin AsyncBTree: Revisiting Binary Tree Topology for Efficient FPGA‐Based NoC Implementation