[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Jeong et al., 2021 - Google Patents

A 10 Gb/s/pin single-ended transmitter with reflection-aided duobinary modulation for dual-rank mobile memory interfaces

Jeong et al., 2021

Document ID
8470320352013159275
Author
Jeong Y
Choi S
Chae J
Yun J
Jeong S
Kim S
Publication year
Publication venue
IEEE Transactions on Circuits and Systems I: Regular Papers

External Links

Snippet

The dual-rank configuration is one of the parallelization methods to increase the memory capacity for mobile applications. However, the stub mainly composed of the redistribution layer causes resonance reflections and its reflection interval reaches the bit period, which …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03012—Arrangements for removing intersymbol interference operating in the time domain
    • H04L25/03019—Arrangements for removing intersymbol interference operating in the time domain adaptive, i.e. capable of adjustment during data reception
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L2025/03433—Arrangements for removing intersymbol interference characterised by equaliser structure
    • H04L2025/03439—Fixed structures
    • H04L2025/03445—Time domain
    • H04L2025/03471—Tapped delay lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/03—Shaping networks in transmitter or receiver, e.g. adaptive shaping networks ; Receiver end arrangements for processing baseband signals
    • H04L25/03006—Arrangements for removing intersymbol interference
    • H04L25/03343—Arrangements at the transmitter end
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/0264—Arrangements for coupling to transmission lines
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L25/00—Baseband systems
    • H04L25/02—Details ; Arrangements for supplying electrical power along data transmission lines
    • H04L25/08—Modifications for reducing interference; Modifications for reducing effects due to line faults; Receiver end arrangements for detecting or overcoming line faults

Similar Documents

Publication Publication Date Title
Dally et al. Transmitter equalization for 4-Gbps signaling
Jeong et al. A 0.64-pJ/bit 28-Gb/s/pin high-linearity single-ended PAM-4 transmitter with an impedance-matched driver and three-point ZQ calibration for memory interface
US8458385B2 (en) Chip having register to store value that represents adjustment to reference voltage
Oh et al. A 12-Gb/s multichannel I/O using MIMO crosstalk cancellation and signal reutilization in 65-nm CMOS
Shin et al. A 4.8 Gb/s impedance-matched bidirectional multi-drop transceiver for high-capacity memory interface
Chae et al. A 12.8-Gb/s quarter-rate transmitter using a 4: 1 overlapped multiplexing driver combined with an adaptive clock phase aligner
Jeong et al. A 10 Gb/s/pin single-ended transmitter with reflection-aided duobinary modulation for dual-rank mobile memory interfaces
Chae et al. A 10.4-Gb/s 1-tap decision feedback equalizer with different pull-up and pull-down tap weights for asymmetric memory interfaces
Chiu et al. A 32Gb/s time-based PAM-4 transceiver for high-speed DRAM interfaces with in-situ channel loss and bit-error-rate monitors
Ko et al. A controller PHY for managed DRAM solution with damping-resistor-aided pulse-based feed-forward equalizer
Lee et al. A low-power DRAM transmitter with phase and current-mode amplitude equalization to improve impedance matching
Jeong et al. A 0.85-pJ/b 16-Gb/s/Pin Single-Ended Transmitter With Integrated Voltage Modulation for Low-Power Memory Interfaces
Choi et al. A differentiating receiver with a transition-detecting DFE for dual-rank mobile memory interface
Park et al. A Single-Ended Duobinary-PAM4 (PAM7) Transmitter With a 2-Tap Feed-Forward Equalizer
CN115885343A (en) Circuit and method for adaptive decision feedback equalization in memory systems
Kim et al. Single-Ended PAM-4 Transmitters With Data Bus Inversion and ZQ Calibration for High-Speed Memory Interfaces
Fredriksson et al. Improvement potential and equalization example for multidrop DRAM memory buses
정용운 A design of multi-level single-ended transmitter for memory interfaces
Song et al. A 32-Gb/s Dual-Mode Transceiver With One-Tap FIR and Two-Tap IIR RX Only Equalization in 65-nm CMOS Technology
Moon et al. A Single-Ended Inverter-Based Addition-Only Feed-Forward Equalization Transmitter
Wu et al. A 64 Gb/s/pin Single-Ended PAM-4 Transmitter With a Merged Preemphasis Capacitive-Peaking Crosstalk Cancellation Scheme for Memory Interfaces in 28-nm CMOS
Choi et al. A 25-Gb/s Single-Ended PAM-4 Transmitter With iPWM-Based FFE and RLM-Matched Voltage-Mode Driver for High-Speed Memory Interfaces
Chae High-Bandwidth and Energy-Efficient Memory Interfaces for the Data-Centric Era: Recent Advances, Design Challenges, and Future Prospects
Park et al. An 11 Gb/s 0.376 pJ/bit Capacitor-less Dicode Transceiver with Pattern-Dependent Equalizations TIA Termination for Parallel DRAM Interfaces
Lee et al. Multi-slot main memory system for post DDR3