[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Bucur et al., 2009 - Google Patents

Estimating Spurious Power While Mapping K-Lut-Based Fpga Circuits

Bucur et al., 2009

View PDF
Document ID
8067684457969394368
Author
Bucur I
Cupcea N
Surpateanu A
Popescu C
Publication year
Publication venue
Journal of Information Systems & Operations Management

External Links

Snippet

In this paper is presented a new approach for decreasing the spurious power consumption in K-LUT based FPGA implemented circuits. The approach is based on selective collapsing nodes in a direct acyclic graph (DAG) representing combinational or synchronous …
Continue reading at www.academia.edu (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power Management, i.e. event-based initiation of power-saving mode
    • G06F1/3234—Action, measure or step performed to reduce power consumption
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring

Similar Documents

Publication Publication Date Title
Sirichotiyakul et al. Duet: An accurate leakage estimation and optimization tool for dual-V/sub t/circuits
Boyd et al. Digital circuit optimization via geometric programming
JP5147991B2 (en) Hierarchical order ranked simulation of electronic circuits
CA2991134C (en) Reciprocal quantum logic (rql) circuit simulation system
Agarwal et al. Statistical clock skew analysis considering intradie-process variations
EP3324317B1 (en) Methods for verifying retimed circuits with delayed initialization
US8713506B2 (en) System and method for employing signoff-quality timing analysis information concurrently in multiple scenarios to reduce dynamic power in an electronic circuit and an apparatus incorporating the same
Yu et al. End-to-end industrial study of retiming
Ganusov et al. Automated extra pipeline analysis of applications mapped to Xilinx UltraScale+ FPGAs
US10169518B1 (en) Methods for delaying register reset for retimed circuits
Marculescu et al. System-level process-driven variability analysis for single and multiple voltage-frequency island systems
Lamoureux et al. On the interaction between power-aware computer-aided design algorithms for field-programmable gate arrays
Sagahyroon et al. Using SAT-based techniques in power estimation
US7131078B1 (en) Method and apparatus for circuit design and synthesis
Bucur et al. Estimating Spurious Power While Mapping K-Lut-Based Fpga Circuits
Schumacher et al. Fast RTL power estimation for FPGA designs
Bucur et al. Power-driven mapping K-LUT-based FPGA circuits
Beerel et al. Estimation and bounding of energy consumption in burst-mode control circuits
Reis et al. Physical awareness starting at technology-independent logic synthesis
Bucur et al. Power consideration in mapping LUT based FPGA circuits
Baker et al. Modeling and architectural simulations of the statistical static timing analysis of the non-gaussian variation sources for VLSI circuits
Raja et al. A reduced constraint set linear program for low-power design of digital circuits
Howland et al. RTL dynamic power optimization for FPGAs
US10354038B1 (en) Methods for bounding the number of delayed reset clock cycles for retimed circuits
CN106030805A (en) Yield optimization of processor with graphene-based transistors