[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Lakys et al., 2012 - Google Patents

Self-enabled “error-free” switching circuit for spin transfer torque MRAM and logic

Lakys et al., 2012

View PDF
Document ID
8033034737886701571
Author
Lakys Y
Zhao W
Devolder T
Zhang Y
Klein J
Ravelosona D
Chappert C
Publication year
Publication venue
IEEE Transactions on Magnetics

External Links

Snippet

Spin transfer torque (STT) is one of the most promising switching approaches for magnetic tunnel junction (MTJ) nanopillars to build up innovative nonvolatile memory and logic circuits. It presents low critical current (eg,<; 100 μA at 65 nm), simple switching scheme, and …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/16—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using elements in which the storage effect is based on magnetic spin effect
    • G11C11/165—Auxiliary circuits
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/02—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements
    • G11C11/14—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using magnetic elements using thin-film elements
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C14/00—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down
    • G11C14/0054—Digital stores characterised by arrangements of cells having volatile and non-volatile storage properties for back-up when the power is down in which the volatile element is a SRAM cell
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/02—Details
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores
    • G11C19/02—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements
    • G11C19/08—Digital stores in which the information is moved stepwise, e.g. shift register stack stores, push-down stores using magnetic elements using thin films in plane structure
    • H—ELECTRICITY
    • H01—BASIC ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES; ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H01L43/00—Devices using galvano-magnetic or similar magnetic effects; Processes or apparatus peculiar to the manufacture or treatment thereof or of parts thereof
    • H01L43/08—Magnetic-field-controlled resistors
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components

Similar Documents

Publication Publication Date Title
Lakys et al. Self-enabled “error-free” switching circuit for spin transfer torque MRAM and logic
Kang et al. In-memory processing paradigm for bitwise logic operations in STT–MRAM
Deng et al. Low power magnetic full-adder based on spin transfer torque MRAM
Kang et al. Spintronics: Emerging ultra-low-power circuits and systems beyond MOS technology
Kawahara et al. 2 Mb SPRAM (SPin-transfer torque RAM) with bit-by-bit bi-directional current write and parallelizing-direction current read
Zhao et al. High speed, high stability and low power sensing amplifier for MTJ/CMOS hybrid logic circuits
Tehrani Status and outlook of MRAM memory technology
Kang et al. High-speed, low-power, magnetic non-volatile flip-flop with voltage-controlled, magnetic anisotropy assistance
Deng et al. Design optimization and analysis of multicontext STT-MTJ/CMOS logic circuits
Zhang et al. A 16 Kb spin-transfer torque random access memory with self-enable switching and precharge sensing schemes
Wang et al. Design of an area-efficient computing in memory platform based on STT-MRAM
Deng et al. Robust magnetic full-adder with voltage sensing 2T/2MTJ cell
Sayed et al. Proposal of a single nano-magnet memory device
Hanyu et al. Spintronics-based nonvolatile logic-in-memory architecture towards an ultra-low-power and highly reliable VLSI computing paradigm
Jovanović et al. Comparative analysis of MTJ/CMOS hybrid cells based on TAS and in-plane STT magnetic tunnel junctions
Verma et al. Spintronics-based devices to circuits: Perspectives and challenges
Zand et al. Fundamentals, modeling, and application of magnetic tunnel junctions
Jabeur et al. Study of spin transfer torque (STT) and spin orbit torque (SOT) magnetic tunnel junctions (MTJS) at advanced CMOS technology nodes
Ran et al. Read disturbance issue and design techniques for nanoscale STT-MRAM
Wang et al. Programmable spintronic logic devices for reconfigurable computation and beyond—History and outlook
Kang et al. Complementary spintronic logic with spin Hall effect-driven magnetic tunnel junction
Gupta et al. Self-terminated write-assist technique for STT-RAM
Ran et al. Read disturbance issue for nanoscale STT-MRAM
Gupta et al. A low-power robust easily cascaded PentaMTJ-based combinational and sequential circuits
Deng et al. Multi-context non-volatile content addressable memory using magnetic tunnel junctions