[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Gopalakrishnan et al., 1999 - Google Patents

Peephole optimization of asynchronous macromodule networks

Gopalakrishnan et al., 1999

Document ID
6976349679380336601
Author
Gopalakrishnan G
Kudva P
Brunvand E
Publication year
Publication venue
IEEE transactions on very large scale integration (VLSI) systems

External Links

Snippet

Most high-level synthesis tools for asynchronous circuits take descriptions in concurrent hardware description languages and generate networks of macromodules or handshake components. In this paper, we propose a peephole optimizer for these networks. Our …
Continue reading at ieeexplore.ieee.org (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5054—Circuit design for user-programmable logic devices, e.g. field programmable gate arrays [FPGA]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored programme computers
    • G06F15/78—Architectures of general purpose stored programme computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/86—Hardware-Software co-design
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a programme unit and a register, e.g. for a simultaneous processing of several programmes
    • G06F15/163—Interprocessor communication
    • G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Meng et al. Automatic synthesis of asynchronous circuits from high-level specifications
Gupta Co-synthesis of hardware and software for digital embedded systems
Butts Future directions of dynamically reprogrammable systems
US6021266A (en) Method of designing an integrated circuit using scheduling and allocation with parallelism and handshaking communication, and an integrated circuit designed by such method
Bardsley Implementing Balsa handshake circuits
Carloni From latency-insensitive design to communication-based system-level design
Zhu et al. A hierarchical modeling framework for on-chip communication architectures
Srinivasan et al. Fine-grained and coarse-grained behavioral partitioning with effective utilization of memory and design space exploration for multi-FPGA architectures
Kim et al. Pipeline optimization for asynchronous circuits: Complexity analysis and an efficient optimal algorithm
Genko et al. Feature-NoC emulation: a tool and design flow for MPSoC
Meuli et al. Majority-based design flow for AQFP superconducting family
Lis et al. VHDL synthesis using structured modeling
Kogel et al. Integrated system-level modeling of network-on-chip enabled multi-processor platforms
Gopalakrishnan et al. Peephole optimization of asynchronous macromodule networks
Hemani Charting the EDA roadmap
Siegmund et al. Automatic synthesis of communication controller hardware from protocol specifications
Paulsson et al. On-line optimization of fpga power-dissipation by exploiting run-time adaption of communication primitives
Chan et al. Burst automaton: Framework for speed-independent synthesis using burst-mode specifications
Ortega et al. Models and methods for hw/sw intellectual property interfacing
Rodionov et al. Fine-grained interconnect synthesis
Kucukcakar et al. A methodology and design tools to support system-level VLSI design
Turki et al. Towards synthetic benchmarks generator for CAD tool evaluation
Fox A higher level of synthesis (CAD)
Kaur et al. Heterogeneous Logic Implementation for Adders in VTR
Zhu et al. Using a communication architecture specification in an application-driven retargetable prototyping platform for multiprocessing