Hatzopoulos et al., 2005 - Google Patents
Analysis of coil parameter extraction methods for on-chip inductor designHatzopoulos et al., 2005
- Document ID
- 654157498814805531
- Author
- Hatzopoulos A
- Stefanou S
- Gielen G
- Schreurs D
- Publication year
- Publication venue
- Proceedings of the 2005 European Conference on Circuit Theory and Design, 2005.
External Links
Snippet
In this work the different parameter extraction methods for on-chip integrated inductors using different formulas are analyzed and compared from the perspective of providing physically interpretable results for design purposes. The theoretical network models that support the …
- 238000000605 extraction 0 title abstract description 10
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5009—Computer-aided design using simulation
- G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/02—General constructional details
- G01R1/06—Measuring leads; Measuring probes
- G01R1/067—Measuring probes
- G01R1/06772—High frequency probes
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2851—Testing of integrated circuits [IC]
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
- G01R31/28—Testing of electronic circuits, e.g. by signal tracer
- G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/02—Measuring real or complex resistance, reactance, impedance, or other two-pole characteristics derived therefrom, e.g. time constant
- G01R27/26—Measuring inductance or capacitance; Measuring quality factor, e.g. by using the resonance method; Measuring loss factor; Measuring dielectric constants; Measuring impedance or related variables
- G01R27/2688—Measuring quality factor or dielectric loss, e.g. loss angle, or power factor
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R1/00—Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
- G01R1/20—Modifications of basic electric elements for use in electric measuring instruments; Structural combinations of such elements with such instruments
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/50—Computer-aided design
- G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
- G06F17/5081—Layout analysis, e.g. layout verification, design rule check
-
- G—PHYSICS
- G01—MEASURING; TESTING
- G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
- G01R27/00—Arrangements for measuring resistance, reactance, impedance, or electric characteristics derived therefrom
- G01R27/28—Measuring attenuation, gain, phase shift or derived characteristics of electric four pole networks, i.e. two-port networks using network analysers Measuring transient response
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6560567B1 (en) | Method and apparatus for measuring on-wafer lumped capacitances in integrated circuits | |
Lai et al. | A new on-chip substrate-coupled inductor model implemented with scalable expressions | |
Goni et al. | An analytical model of electric substrate losses for planar spiral inductors on silicon | |
Cho et al. | A cascade open-short-thru (COST) de-embedding method for microwave on-wafer characterization and automatic measurement | |
Goren et al. | An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach | |
Hatzopoulos et al. | Analysis of coil parameter extraction methods for on-chip inductor design | |
Tretiakov et al. | On wafer de-embedding for SiGe/BiCMOS/RFCMOS transmission line interconnect characterization | |
Loo et al. | An accurate two-port de-embedding technique for RF/millimeter-wave noise characterization and modeling of deep submicrometer transistors | |
Andrei et al. | Efficient de-embedding technique for 110-GHz deep-channel-MOSFET characterization | |
Lourandakis et al. | Inductor modeling with layout-dependent effects in 40nm cmos process | |
Korndorfer et al. | Lumped modeling of integrated MIM capacitors for RF applications | |
Gruner et al. | Lumped element MIM capacitor model for Si-RFICs | |
Zhang et al. | Scalable modeling of layout parameters in CMOS integrated stacked millimeter wave transformer | |
Hatzopoulos et al. | Assessment of parameter extraction methods for integrated inductor design and model validation | |
Molavi et al. | Design and verification of integrated inductors in CMOS | |
Gao et al. | An improved equivalent circuit model based on the CMOS on-chip multiple coupled inductors from DC to millimeter-wave region | |
Alam et al. | Rapid modeling and efficient characterization of shielded oval-shaped spiral inductors | |
Wen et al. | A wide-band equivalent circuit model for CMOS on-chip spiral inductor | |
Yin et al. | Global performance evaluation of various on-chip square spiral inductors on GaAs substrates | |
Peng et al. | Characterization and modeling of silicon tapered inductors | |
Chen et al. | Accurate modeling of three-port center-tapped octagonal inductors for SPDT switch design in 0.13-μm BiCMOS | |
Rustagi et al. | BSIM3 RF models for MOS transistors: A novel technique for substrate network extraction | |
Lintao et al. | A wideband circuit model of on-chip spiral inductor | |
Gruner et al. | Lumped element coplanar-microstrip-transition model for Si-RFICs up to 90 GHz | |
Korndörfer et al. | Simulation and measurement of back side etched inductors |