[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Goren et al., 2002 - Google Patents

An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach

Goren et al., 2002

View PDF
Document ID
3969302499903291970
Author
Goren D
Zelikson M
Galambos T
Gordin R
Livshitz B
Amir A
Sherman A
Wagner I
Publication year
Publication venue
Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition

External Links

Snippet

This paper presents an on-chip, interconnect-aware methodology for high-speed analog and mixed signal (AMS) design which enables early incorporation of on-chip transmission line (T-line) components into AMS design flow. The proposed solution is based on a set of …
Continue reading at picture.iczhiku.com (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5022—Logic simulation, e.g. for logic circuit operation
    • G06F17/5031—Timing analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/5063—Analog circuit design, e.g. amplifiers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3183—Generation of test inputs, e.g. test vectors, patterns or sequence
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2832—Specific tests of electronic circuits not provided for elsewhere
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/282—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere
    • G01R31/2822—Testing of electronic circuits specially adapted for particular applications not provided for elsewhere of microwave or radiofrequency circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/82—Noise analysis and optimization
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/2851—Testing of integrated circuits [IC]
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/04—CAD in a network environment

Similar Documents

Publication Publication Date Title
Zheng et al. CAD-oriented equivalent-circuit modeling of on-chip interconnects on lossy silicon substrate
US7340703B2 (en) Test structures and method for interconnect impedance property extraction
Eo et al. A new on-chip interconnect crosstalk model and experimental verification for CMOS VLSI circuit design
US7454733B2 (en) Interconnect-aware methodology for integrated circuit design
Goren et al. An interconnect-aware methodology for analog and mixed signal design, based on high bandwidth (over 40 GHz) on-chip transmission line approach
Goren et al. On-chip interconnect-aware design and modeling methodology, based on high bandwidth transmission line devices
Cho et al. A novel transmission-line deembedding technique for RF device characterization
US8347244B2 (en) Topologies and methodologies for AMS integrated circuit design
Eo et al. S-parameter-measurement-based high-speed signal transient characterization of VLSI interconnects on SiO/sub 2/-Si substrate
Moll et al. Interconnection noise in VLSI circuits
Chiprout Interconnect and substrate modeling and analysis: An overview
Kolstad et al. A new circuit augmentation method for modeling of interconnects and passive components
Martorell et al. Modelling and evaluation of substrate noise induced by interconnects
Sun et al. Wideband lumped element model for on-chip interconnects on lossy silicon substrate
Chen et al. Piecewise linear model for transmission line with capacitive loading and ramp input
Gonzalez-Diaz et al. A design-oriented methodology for accurate modeling of on-chip interconnects
Jiao et al. A fast frequency-domain eigenvalue-based approach to full-wave modeling of large-scale three-dimensional on-chip interconnect structures
Jin et al. Experimental characterization and modeling of transmission line effects for high-speed VLSI circuit interconnects
WO2002097657A1 (en) Method and apparatus for simulating electronic circuits having conductor or dielectric losses
Lin-Hendel Accurate interconnect modeling for high frequency LSI/VLSI circuits and systems
Kim et al. S-parameter-measurement-based time-domain signal transient and crosstalk noise characterizations of coupled transmission lines
Goren et al. Modeling methodology for on-chip coplanar transmission lines over the lossy silicon substrate
Huang et al. Bandpass Negative Group Delay Analysis of VIu-Shaped Trace Crosstalk Effect
Nakhla et al. Interconnect Modeling and Simulation.
Sharma et al. Compact Models and Measurement Techniques for High-Speed Interconnects