[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Sharma et al., 2021 - Google Patents

Reliability and PVT simulation of FinFET circuits using Cadence Virtuoso

Sharma et al., 2021

View PDF
Document ID
6373728904953955722
Author
Sharma V
et al.
Publication year
Publication venue
2021 5th International Conference on Electrical, Electronics, Communication, Computer Technologies and Optimization Techniques (ICEECCOT)

External Links

Snippet

Electronics devices faces different environmental condition, manufacturing problems, and mishandling issues cause variations which alters the performance parameters of complementary metal-oxide-semiconductor (CMOS) devices. Future of electronic industry …
Continue reading at www.researchgate.net (PDF) (other versions)

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5081—Layout analysis, e.g. layout verification, design rule check
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • G06F17/5036—Computer-aided design using simulation for analog modelling, e.g. for circuits, spice programme, direct methods, relaxation methods
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5045—Circuit design
    • G06F17/505—Logic synthesis, e.g. technology mapping, optimisation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5068—Physical circuit design, e.g. layout for integrated circuits or printed circuit boards
    • G06F17/5072—Floorplanning, e.g. partitioning, placement
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/78—Power analysis and optimization
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/12—Design for manufacturability

Similar Documents

Publication Publication Date Title
Maiti Introducing Technology Computer-Aided Design (TCAD): Fundamentals, Simulations, and Applications
Gupta et al. Digital computation in subthreshold region for ultralow-power operation: A device–circuit–architecture codesign perspective
US9009638B1 (en) Estimating transistor characteristics and tolerances for compact modeling
Reddy et al. Low power process, voltage, and temperature (PVT) variations aware improved tunnel FET on 6T SRAM cells
Mushtaq et al. Performance analysis for reliable nanoscaled FinFET logic circuits
Raychowdhury et al. A feasibility study of subthreshold SRAM across technology generations
Golanbari et al. Analysis and optimization of flip-flops under process and runtime variations
Kajal et al. Design and Simulation for NBTI Aware Logic Gates
Chaudhuri et al. 3D vs. 2D device simulation of FinFET logic gates under PVT variations
Jakšić et al. Enhancing 6T SRAM cell stability by back gate biasing techniques for10nm SOI FinFETs under process and environmental variations
Aitken et al. Resiliency challenges in sub-10nm technologies
Sharma Reliability and PVT simulation of FinFET circuits using Cadence Virtuoso
Fuketa et al. A closed-form expression for minimum operating voltage of CMOS D flip-flop
Abu-Rahma et al. Variability in nanometer technologies and impact on SRAM
Kajal et al. FinFET: A Beginning of Non-Planar Transistor Era
Mirzaei et al. Variation-aware approaches with power improvement in digital circuits
Moraes et al. Minimum energy FinFET schmitt trigger design considering process variability
Ryan et al. Analyzing and modeling process balance for sub-threshold circuit design
Vatajelu et al. Supply voltage reduction in SRAMs: Impact on static noise margins
Ma et al. Fast Cell Library Characterization for Design Technology Co-Optimization Based on Graph Neural Networks
da Silva et al. Finfet variability and near-threshold operation: Impact on full adders design using XOR blocks
Hemmat et al. Hybrid TFET-MOSFET circuits: An approach to design reliable ultra-low power circuits in the presence of process variation
Moraes et al. Pros and Cons of ST and SIG FinFET Inverters for Low Power Designs
BEOHAR et al. Analysis of Etched drain based Cyl GAA TFET based SRAM cell Design
Grossar Technolgy-aware design of SRAM memory circuits