Mahmoodi-Meimand et al., 2004 - Google Patents
Dual-edge triggered level converting flip-flopsMahmoodi-Meimand et al., 2004
View PDF- Document ID
- 5891388170655715727
- Author
- Mahmoodi-Meimand H
- Roy K
- Publication year
- Publication venue
- 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No. 04CH37512)
External Links
Snippet
Level converting flip-flops are critical elements in dual-V/sub DD/design for level conversion at the interface from low supply to high supply regions. Level converting flip-flops also provide energy savings on the clock distribution network by using low-swing clock signals …
- 230000001960 triggered 0 title abstract description 21
Classifications
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356147—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit using pass gates
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356104—Bistable circuits using complementary field-effect transistors
- H03K3/356113—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit
- H03K3/356121—Bistable circuits using complementary field-effect transistors using additional transistors in the input circuit with synchronous operation
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/3562—Bistable circuits of the master-slave type
- H03K3/35625—Bistable circuits of the master-slave type using complementary field-effect transistors
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/356—Bistable circuits
- H03K3/356017—Bistable circuits using additional transistors in the input circuit
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/01—Details
- H03K3/012—Modifications of generator to improve response time or to decrease power consumption
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/037—Bistable circuits
- H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
- H03K3/03—Astable circuits
- H03K3/0315—Ring oscillators
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
- H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0008—Arrangements for reducing power consumption
- H03K19/0016—Arrangements for reducing power consumption by using a control or a clock signal, e.g. in order to apply power supply
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/0175—Coupling arrangements; Interface arrangements
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating pulses not covered by one of the other main groups in this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
-
- H—ELECTRICITY
- H03—BASIC ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING; COUNTING
- G06F—ELECTRICAL DIGITAL DATA PROCESSING
- G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
Similar Documents
Publication | Publication Date | Title |
---|---|---|
Kim et al. | A low-swing clock double-edge triggered flip-flop | |
Lin | Low-power pulse-triggered flip-flop design based on a signal feed-through | |
KR101848042B1 (en) | Clock gated circuit and digital system having the same | |
Phyu et al. | A low-power static dual edge-triggered flip-flop using an output-controlled discharge configuration | |
Mahmoodi-Meimand et al. | Data-retention flip-flops for power-down applications | |
CN114567297B (en) | D-flip-flop, processor and computing device including the same | |
Mahmoodi-Meimand et al. | Dual-edge triggered level converting flip-flops | |
Mahmoodi-Meimand et al. | Self-precharging flip-flop (SPFF): A new level converting flip-flop | |
Kuamar et al. | Low Power High Speed 15-Transistor Static True Single Phase Flip Flop | |
Sriram et al. | A novel dual edge triggered near-threshold state retentive latch design | |
Karimiyan et al. | Low-power dual-edge triggered state-retention scan flip-flop | |
Levacq et al. | Half v dd clock-swing flip-flop with reduced contention for up to 60% power saving in clock distribution | |
Dai et al. | An explicit-pulsed double-edge triggered JK flip-flop | |
Mangawati et al. | Clock Gating Integration Using 18T-TSPC Clocked Flip Flop | |
Wang et al. | Low Power Explicit-Pulsed Single-Phase-Clocking Dual-edge-triggering Pulsed Latch Using Transmission Gate | |
Rao et al. | Design of low power pulsed flip-flop using sleep transistor scheme | |
Pandey et al. | Implementation of Low-Power Frequency Divider Circuit using GDI Technique | |
Deepthi et al. | Design of 18-transistor TSPC Flip-Flop based on logic structure reduction schemes | |
Kumar et al. | Static low-power 17t true single phase clocking flip-flop based on logic structure optimization | |
Gopika et al. | Efficient Design and Analysis of Dual-Edge Triggered Flip-Flop for Advanced VLSI Systems | |
Raghuraj et al. | Low Power TGFF Using Static and Dynamic Pulse Generators | |
Ramesh et al. | Designing An Energy-Efficient Flip-Flop with MTCMOS using Muller C-Element Technique | |
Thapliyal et al. | Analysis of True Single Phase Clocked Flip-Flop at 180 nm Technology | |
Hu et al. | A new type of high-performance low-power low clock-swing TSPC flip-flop | |
Kiran et al. | A Conditional Feedthrough Pulsed Flip-Flop using MTCMOS Technique |