[go: up one dir, main page]
More Web Proxy on the site http://driver.im/

Li et al., 2011 - Google Patents

Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops

Li et al., 2011

View PDF
Document ID
4116402174563420391
Author
Li D
Rennie D
Chuang P
Nairn D
Sachdev M
Publication year
Publication venue
2011 12th International Symposium on Quality Electronic Design

External Links

Snippet

In this paper, detailed analysis is given on the design of metastable-hardened and soft-error tolerant flip-flops while maintaining the basic characteristics of low-power and high- performance. We also propose two new flip-flop designs: pre-discharge soft-error tolerant …
Continue reading at ece.uwaterloo.ca (PDF) (other versions)

Classifications

    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/027—Generators characterised by the type of circuit or by the means used for producing pulses by the use of logic circuits, with internal or external positive feedback
    • H03K3/037—Bistable circuits
    • H03K3/0375—Bistable circuits provided with means for increasing reliability; for protection; for ensuring a predetermined initial state when the supply voltage has been applied; for storing the actual state when the supply voltage fails
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/0033—Radiation hardening
    • H03K19/00338—In field effect transistor circuits
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
    • H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/50—Computer-aided design
    • G06F17/5009—Computer-aided design using simulation
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
    • H03K3/01—Details
    • H03K3/012—Modifications of generator to improve response time or to decrease power consumption
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00392—Modifications for increasing the reliability for protection by circuit redundancy
    • H—ELECTRICITY
    • H03—BASIC ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00323—Delay compensation
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Error detection; Error correction; Monitoring responding to the occurence of a fault, e.g. fault tolerance
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
    • G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
    • G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
    • G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
    • G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
    • G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
    • G11C11/4125—Cells incorporating circuit means for protection against loss of information
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F1/00—Details of data-processing equipment not covered by groups G06F3/00 - G06F13/00, e.g. cooling, packaging or power supply specially adapted for computer application
    • G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F2217/00—Indexing scheme relating to computer aided design [CAD]
    • G06F2217/70—Fault tolerant, i.e. transient fault suppression
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING; COUNTING
    • G06F—ELECTRICAL DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled

Similar Documents

Publication Publication Date Title
Kumar et al. A highly reliable and energy-efficient triple-node-upset-tolerant latch design
Omaña et al. High-performance robust latches
Eftaxiopoulos et al. Delta DICE: A double node upset resilient latch
Guo et al. Design and evaluation of low-complexity radiation hardened CMOS latch for double-node upset tolerance
Li et al. High robust and cost effective double node upset tolerant latch design for nanoscale CMOS technology
Eftaxiopoulos et al. DIRT latch: A novel low cost double node upset tolerant latch
Rajaei et al. Single event upset immune latch circuit design using C-element
Nan et al. Low cost and highly reliable hardened latch design for nanoscale CMOS technology
Lin et al. Soft-error hardening designs of nanoscale CMOS latches
Alghareb et al. Designing and evaluating redundancy-based soft-error masking on a continuum of energy versus robustness
Amirany et al. Low power, and highly reliable single event upset immune latch for nanoscale CMOS technologies
Li et al. Design and analysis of metastable-hardened and soft-error tolerant high-performance, low-power flip-flops
Shirinzadeh et al. A novel soft error hardened latch design in 90nm CMOS
Guo et al. High-performance CMOS latch designs for recovering all single and double node upsets
Jahinuzzaman et al. TSPC-DICE: A single phase clock high performance SEU hardened flip-flop
Nan et al. Novel radiation hardened latch design considering process, voltage and temperature variations for nanoscale CMOS technology
Kumar et al. High performance energy efficient radiation hardened latch for low voltage applications
Islam A highly reliable SEU hardened latch and high performance SEU hardened flip-flop
Aketi et al. SERAD: Soft error resilient asynchronous design using a bundled data protocol
Cai et al. Four-input-C-element-based multiple-node-upset-self-recoverable latch designs
Yan et al. A transient pulse dually filterable and online self-recoverable latch
Niaraki Asli et al. High efficiency time redundant hardened latch for reliable circuit design
Devarapalli et al. SEU-hardened dual data rate flip-flop using C-elements
Huang et al. A hybrid DMR latch to tolerate MNU using TDICE and WDICE
Nan et al. Soft error tolerant latch design with low cost for nanoelectronic systems