[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to main content
Springer Nature Link
Log in

Jitter Modeling in Digital CDR with Quantization Noise Analysis

  • Published:
Circuits, Systems, and Signal Processing Aims and scope Submit manuscript

Abstract

Phase rotator-based digital clock and data recovery (CDR) using multi-level bang-bang phase detector (ML-BBPD) and time to digital converter (TDC) is analyzed at system and circuit level. A model is proposed for calculating the quantization noise and bit error rate (BER), in order to evaluate the important parameters in CDR design. The jitter analysis is done based on the probability density function achieved from the quantization noise error of the BBPD and TDC. The analysis of ML-BBPD is shown that by increasing the number of sampling clocks, the quantization noise and consequently the jitter and BER are significantly reduced. Also, it is shown that by improving the resolution of the TDC and increasing number of delay cells for the purpose of keeping fixed the dynamic range, the output jitter of TDC is decreased. In the proposed model and also simulation, it is approved that by increasing the ratio of RMS input Gaussian jitter to the quantization step, the output jitter reaches to its saturated value. To prove the jitter model, the goodness of fit test based on Kolmogorov–Smirnov test is used and in addition, the simulation is provided for circuit level CDR. The circuit level simulation is done in TSMC 65 nm CMOS technology. The CDR is worked under 1 V supply voltage at 480Mbit/s bit rate useful for USB2 applications. The CDR dissipates 913 µW power and generates 0.258 ps RMS jitter, while it occupies 166 µm × 104 µm chip area.

This is a preview of subscription content, log in via an institution to check access.

Access this article

Log in via an institution

Subscribe and save

Springer+ Basic
£29.99 /Month
  • Get 10 units per month
  • Download Article/Chapter or eBook
  • 1 Unit = 1 Article or 1 Chapter
  • Cancel anytime
Subscribe now

Buy Now

Price includes VAT (United Kingdom)

Instant access to the full article PDF.

Institutional subscriptions

Fig. 1
Fig. 2
Fig. 3
Fig. 4
Fig. 5
Fig. 6
Fig. 7
Fig. 8
Fig. 9
Fig. 10
Fig. 11
Fig. 12
Fig. 13
Fig. 14
Fig. 15

Similar content being viewed by others

References

  1. H. Adrang, H. Miar-Naimi, Modeling of jitter in bang-bang CDR with Fourier series analysis. IEEE Trans. Circuits Syst. I Regul. Pap. 60, 3–10 (2013). https://doi.org/10.1109/TCSI.2012.2215787

    Article  MathSciNet  Google Scholar 

  2. H. Adrang, H. Miar-Naimi, Nonlinear analysis of BBCDR jitter generation using Volterra series. IEEE Trans. Circuits Syst. II Express Briefs 60, 197–201 (2013). https://doi.org/10.1109/TCSII.2013.2251947

    Article  Google Scholar 

  3. R.E. Best, All-Digital PLLs in Phase Locked Loops: Design, Simulation, and Applications (Oberwil, Switzerland, 2007).

    Google Scholar 

  4. P. Bromiley, Products and convolutions of Gaussian probability density functions. Tina-Vision Memo 3, 1–13 (2018)

    Google Scholar 

  5. G.P.E.V. Bueren, Clock and data recovery circuit and clock synthesizers for 40 Gb/s high-density serial I/O-links in 90-nm CMOS. Ph.D. dissertation, Dept. Elect. Eng., ETH Zurich Univ., Zürich, Switzerland (2011)

  6. Z. Cheng, X. Zheng, M.J. Deen, H. Peng, Recent developments and design challenges of high-performance ring oscillator CMOS time-to-digital converters. IEEE Trans. Electron Devices 63(235), 251 (2016). https://doi.org/10.1109/TED.2015.2503718

    Article  Google Scholar 

  7. K. Ch Hsu, A 1.25~6 Gbps burst-mode clock and data recovery circuit. Master dissertation, Dept. Elect. Eng., National Chiao Tung Univ., Hsin-Chu, Taiwan (2007)

  8. N. Da Dalt, Markov chains-based derivation of the phase detector gain in bang-bang PLLs. IEEE Trans. Circuits Syst. II Express Briefs 53, 1195–1199 (2006). https://doi.org/10.1109/TCSII.2006.883197

    Article  Google Scholar 

  9. Q. Du, J. Zhuang, T. Kwasniewski, A low-power, fast acquisition, data recovery circuit with digital threshold decision for SFI-5 application. IEEE Trans. Very Large Scale Integr. VLSI Syst. 17, 1742–1748 (2009). https://doi.org/10.1109/TVLSI.2009.2017794

    Article  Google Scholar 

  10. M. Gholami, Y. Baleghi, G. Ardeshir, Design of novel testable and diagnosable phase-frequency detector. Circuits Syst. Signal Process. 33(999), 1018 (2014). https://doi.org/10.1007/s00034-013-9679-z

    Article  Google Scholar 

  11. A. Gothandaraman, Design and implementation of an all digital phase locked loop using a pulse output direct digital frequency synthesizer. Master of Science dissertation, Dept. Elect. Eng., The University of Tennessee, Knoxville (2004)

  12. A. Khalil, K. Ibrahim, A. Salama, Design of ADPLL for good phase and frequency tracking performance. In Proceedings of the Nineteenth National Radio Science Conference (2002), pp. 284–290. https://doi.org/10.1109/NRSC.2002.1022634

  13. J. Lee, K.S. Kundert, B. Razavi, Analysis and modeling of bang-bang clock and data recovery circuits. IEEE J. Solid-State Circuits 39, 1571–1580 (2004). https://doi.org/10.1109/JSSC.2004.831600

    Article  Google Scholar 

  14. A. Papoulis, Probability & statistics. USA (1990)

  15. M.I. Ribeiro, Gaussian Probability Density Functions: Properties and Error, Characterization (Institute for Systems and Robotics, Lisboa, 2004).

    Google Scholar 

  16. S. Salem, M. Saneei, All-digital clock and data recovery circuit for USB applications in 65 nm CMOS technology. AEU-Int. J. Electron. Commun. 103, 1–12 (2019). https://doi.org/10.1016/j.aeue.2019.02.020

    Article  Google Scholar 

  17. C. Sanchez-Azqueta, C. Gimeno, C. Aldea, S. Celma, New multilevel bang-bang phase detector. IEEE Trans. Instrum. Meas. 62, 3384–3386 (2013). https://doi.org/10.1109/TIM.2013.2273611

    Article  Google Scholar 

  18. S. Sofimowloodi, F. Razaghian, M. Gholami, Low-power high-frequency phase frequency detector for minimal blind-zone phase-locked loops. Circuits Syst. Signal Process. 38(498), 511 (2019). https://doi.org/10.1007/s00034-018-0887-4

    Article  Google Scholar 

  19. A. Sripad, D. Snyder, A necessary and sufficient condition for quantization errors to be uniform and white. IEEE Trans. Acoust. Speech Signal Process. 25, 442–448 (1977). https://doi.org/10.1109/TASSP.1977.1162977

    Article  MATH  Google Scholar 

  20. C.C. Wang, Z.Y. Hou, C.L. Chen, D. Shmilovitz, A lock detector loop for low-power PLL-based clock and data recovery circuits. Circuits Syst. Signal Process. 37(1692), 1703 (2018). https://doi.org/10.1007/s00034-017-0621-7

    Article  MathSciNet  Google Scholar 

  21. M. Zanuso, D. Tasca, S. Levantino, A. Donadel, C. Samori, A.L. Lacaita, Noise analysis and minimization in bang-bang digital PLLs. IEEE Trans. Circuits Syst. II Express Briefs 56, 835–839 (2009). https://doi.org/10.1109/TCSII.2009.2032470

    Article  Google Scholar 

Download references

Funding

This research did not receive any specific grant from funding agencies in the public, commercial or not-for-profit sectors.

Author information

Authors and Affiliations

  1. VLSI & Dependable System Design Lab., Electrical Engineering Department, Shahid Bahonar University of Kerman, 76169133, Kerman, Iran

    Sanaz Salem, Mohsen Saneei & Dariush Abbasi-Moghadam

Authors
  1. Sanaz Salem
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Mohsen Saneei
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. Dariush Abbasi-Moghadam
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Mohsen Saneei.

Ethics declarations

Conflict of interest

The authors declare that they have no conflict of interest.

Additional information

Publisher's Note

Springer Nature remains neutral with regard to jurisdictional claims in published maps and institutional affiliations.

Rights and permissions

Reprints and permissions

About this article

Check for updates. Verify currency and authenticity via CrossMark

Cite this article

Salem, S., Saneei, M. & Abbasi-Moghadam, D. Jitter Modeling in Digital CDR with Quantization Noise Analysis. Circuits Syst Signal Process 40, 3884–3906 (2021). https://doi.org/10.1007/s00034-021-01653-5

Download citation

  • Received:

  • Revised:

  • Accepted:

  • Published:

  • Issue Date:

  • DOI: https://doi.org/10.1007/s00034-021-01653-5

Keywords

Search

Navigation