-
Notifications
You must be signed in to change notification settings - Fork 769
[SYCL][DOC] Proposal to add number of HW threads per EU query #4876
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Conversation
It follows https://spec.oneapi.io/level-zero/latest/core/api.html#ze-device-thread-t Also the patch removes several 'supported only on L0 disclaimers' since recently an OpenCL extension was released: https://github.com/KhronosGroup/OpenCL-Docs/blob/master/extensions/cl_intel_device_attribute_query.asciidoc Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
4c95f79
to
199e8d5
Compare
@@ -177,8 +178,6 @@ Then the number of EUs can be obtained using the standard get\_info() interface. | |||
|
|||
A new device descriptor will be added which will provide the number of slices on an Intel GPU. If the device is a subdevice, then the number of slices in the subdevice is returned. | |||
|
|||
This new device descriptor is only available for devices in the Level Zero platform, and the matching aspect is only true for those devices. The DPC++ default behavior is to expose GPU devices through the Level Zero platform. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
For reference: OpenCL extension for this: https://github.com/KhronosGroup/OpenCL-Docs/blob/master/extensions/cl_intel_device_attribute_query.asciidoc
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
I'll update the implementation if we agree to remove this disclaimer.
Spec update: intel/llvm#4876 Implementation: intel/llvm#4901 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
@intel/dpcpp-specification-reviewers could you please take a look? IMHO it's quite easy and reasonable proposal. |
There was a problem hiding this comment.
Choose a reason for hiding this comment
The reason will be displayed to describe this comment to others. Learn more.
Yes, this looks good, and it's great to remove some of the Level Zero restrictions.
The appropriate spec update: intel#4876 Test: intel/llvm-test-suite#550 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
Spec update: intel/llvm#4876 Implementation: intel/llvm#4901 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
The appropriate spec update: #4876 Test: intel/llvm-test-suite#550 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
Spec update: intel/llvm#4876 Implementation: intel/llvm#4901 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
…-test-suite#606) Spec update: intel#4876 Implementation: intel#4901 Signed-off-by: Dmitry Sidorov <dmitry.sidorov@intel.com>
It follows https://spec.oneapi.io/level-zero/latest/core/api.html#ze-device-thread-t
Also the patch removes several 'supported only on L0 disclaimers'
since recently an OpenCL extension was released:
https://github.com/KhronosGroup/OpenCL-Docs/blob/master/extensions/cl_intel_device_attribute_query.asciidoc
Signed-off-by: Dmitry Sidorov dmitry.sidorov@intel.com