8000 Added syntax highlighting for the Verilog and VHDL languages by aballet · Pull Request #5641 · outline/outline · GitHub
[go: up one dir, main page]
More Web Proxy on the site http://driver.im/
Skip to content

Added syntax highlighting for the Verilog and VHDL languages 8000 #5641

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Merged
merged 2 commits into from
Aug 4, 2023
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 2 additions & 0 deletions shared/editor/extensions/Prism.ts
Original file line number Diff line number Diff line change
Expand Up @@ -47,6 +47,8 @@ export const LANGUAGES = {
tsx: "TSX",
typescript: "TypeScript",
vb: "Visual Basic",
verilog: "Verilog",
vhdl: "VHDL",
yaml: "YAML",
zig: "Zig",
};
Expand Down
4 changes: 4 additions & 0 deletions shared/editor/nodes/CodeFence.ts
Original file line number Diff line number Diff line change
Expand Up @@ -48,6 +48,8 @@ import swift from "refractor/lang/swift";
import toml from "refractor/lang/toml";
import tsx from "refractor/lang/tsx";
import typescript from "refractor/lang/typescript";
import verilog from "refractor/lang/verilog";
import vhdl from "refractor/lang/vhdl";
import visualbasic from "refractor/lang/visual-basic";
import yaml from "refractor/lang/yaml";
import zig from "refractor/lang/zig";
Expand Down Expand Up @@ -113,6 +115,8 @@ const DEFAULT_LANGUAGE = "javascript";
toml,
typescript,
tsx,
verilog,
vhdl,
visualbasic,
yaml,
zig,
Expand Down
0