More Web Proxy on the site http://driver.im/

Article

Behavior and communication co-optimization for systems with sequential communication media

Authors:

Zhiru ZhangAuthors Info & Claims

DAC '06: Proceedings of the 43rd annual Design Automation Conference

Pages 675 - 678

https://doi.org/10.1145/1146909.1147080

Published: 24 July 2006 Publication History

Abstract

In this paper we propose a new communication synthesis approach targeting systems with sequential communication media (SCM). Since SCMs require that the reading sequence and writing sequence must have the same order, different transmission orders may have a dramatic impact on the final performance. However, the problem of determining the best possible communication order for SCMs is not adequately addressed by prior work. The goal of our work is to consider behaviors in communication synthesis for SCM, detect appropriate transmission order to optimize latency, automatically transform the behavior descriptions, and automatically generate driver routines and glue logics to access physical channels. Our algorithm, named SCOOP, successfully achieves these goals by behavior and communication co-optimization. Compared to the results without optimization, we can achieve an average 20% improvement in total latency on a set of real-life benchmarks.

References

[1]

Deming Chen, Jason Cong, Yiping Fan, Guoling Han, Wei Jiang, Zhiru Zhang. xPilot: A Platform-Based Behavioral Synthesis System. SRC TechCon'05, Portland, OR, Nov. 2005.

[2]

T. B. Ismail, and A. A. Jerraya. Synthesis Steps and Design Models for Codesign. IEEE Computer, Special Issue on Rapid-Prototyping of Microelectronic Systems, 28(2):44--52, Feb, 1995.

Digital Library

[3]

T. Yen and W. Wolf. Communication Synthesis for Distributed Embedded Systems. In Proc. ICCAD, Nov. 1995.

Digital Library

[4]

S. Narayan, and D. D. Gajski. Protocol Generation for Communication Channels. In Proc. DAC, Jun. 1994.

Digital Library

[5]

J. Daveau, G. F. Marchioro, and T. Ben-Ismail. Protocol Selection and Interface Generation for HW-SW Codesign. IEEE Transactions on VSLI Systems, 5(1):136--144, Mar. 1997.

Digital Library

[6]

B. H. Chou, R. B. Ortega, and G. Boriello. The Chinook Hardware/Software Co-Synthesis System. In Proc. ISSS, 1995.

Digital Library

[7]

P. V. Knudsen and J. Madsen. Integrating Communication Protocol Selection with Partitioning in Hardware/Software Codesign. In Proc. 11th Int. Symp. System Synthesis, 1998.

Digital Library

[8]

S. Narayan and D. Gajski. Synthesis of System-Level Bus Specification in HDLs. In Proc. European Design Automat. Conf. Euro-VHDL, pp. 395--399, Sept. 1993.

[9]

P. Chou, R. B. Ortega, and G. Borriello. Interface Co-Synthesis Techniques for Embedded System. In Proc. ICCAD, 1995.

Digital Library

[10]

M. Luthra, et al. Interface Synthesis using Memory Mapping for an FPGA Platform. In Proc. ICCD, 2003.

Digital Library

[11]

J. Pino, M. C. Williamson, and E. Lee. Interface Synthesis in Heterogeneous System Level DSP Design Tools. IEEE Int. Conf. on Acoustics, Speech, and Signal Processing, May 1996.

Digital Library

[12]

J. Hu, and R. Marculescu. Exploiting the Routing Flexibility for Energy/Performance Aware Mapping of Regular NoC Architectures. In Proc. DATE Conf., Mar. 2003.

Digital Library

[13]

R. Jain, A. Mujumdar, A. Sharma and H.Wang. Empirical Evaluation of Some High-Level Synthesis Scheduling Heuristics. In Proc. 28th DAC, pp. 686--689, Jun. 1991.

Digital Library

[14]

M. E. Wolf and M. S. Lam. A Loop Transformation Theory and an Algorithm to Maximize Parallelism. IEEE Trans. On Parallel and Distributed Systems, 2(4), Oct. 1991.

Digital Library

[15]

C. Ding and K. Kennedy. Improving Cache Performance in Dynamic Applications through Data and Computation Reorganization at Run Time. In Proc. PLDI, May 1999.

Digital Library

[16]

C. Lee, M. Potkonjak and W. H. Mangione-Smith. MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems. In Proc. International Symposium on Microarchitecture, 1997.

Digital Library

[17]

J. Cong and Z. Zhang. An Efficient and Versatile Scheduling Algorithm Based on SDC Formulation. In Proc. DAC, 2006.

Digital Library

[18]

Lapack++ API documentation. http://lapackpp.sourceforge.net/.

[19]

Mentor Graphics Website. http://www.mentor.com.

[20]

Xilinx Website. http://www.xilinx.com.

Cited By

Li CBi YBenezeth YGinhac DYang F(2017)High-level synthesis for FPGAs: code optimization strategies for real-time image processingJournal of Real-Time Image Processing10.1007/s11554-017-0722-314:3(701-712)Online publication date: 4-Oct-2017
https://doi.org/10.1007/s11554-017-0722-3
Nof SCeroni JJeong WMoghaddam MNof SCeroni JJeong WMoghaddam M(2015)Optimization and ControlRevolutionizing Collaboration through e-Work, e-Business, and e-Service10.1007/978-3-662-45777-1_4(115-165)Online publication date: 2015
https://doi.org/10.1007/978-3-662-45777-1_4
Zuo WLiang YLi PRupnow KChen DCong JHutchings BBetz V(2013)Improving high level synthesis optimization opportunity through polyhedral transformationsProceedings of the ACM/SIGDA international symposium on Field programmable gate arrays10.1145/2435264.2435271(9-18)Online publication date: 11-Feb-2013
https://dl.acm.org/doi/10.1145/2435264.2435271
Show More Cited By

Index Terms

Behavior and communication co-optimization for systems with sequential communication media
1. Hardware
  1. Hardware validation

Recommendations

Communication styles for parallel systems

Distributed-memory parallel systems rely on explicit message exchange for communication, but the communication operations they support can differ in many aspects. One key difference is the way messages are generated or consumed. With systolic ...
Optimum Broadcasting and Personalized Communication in Hypercubes

Four different communication problems are addressed in Boolean n-cube configured multiprocessors: (1) one-to-all broadcasting: distribution of common data from a single source to all other nodes; (2) one-to-all personalized communication: a single node ...
A new fast message passing communication system for multiprocessor workstation clusters
Progress in computer research

In this paper, a fast message passing communication architecture (FMP) is proposed in order to reduce the software overhead of communication, which has been a great impediment to the good performance of workstation clusters. A FMP system is implemented ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '06: Proceedings of the 43rd annual Design Automation Conference

July 2006

1166 pages

ISBN:1595933816

DOI:10.1145/1146909

General Chair:
Ellen M. Sentovich
Cadence Berkeley Labs, Berkeley, CA

Copyright © 2006 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 24 July 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

DAC06

Sponsor:

DAC06: The 43rd Annual Design Automation Conference 2006

July 24 - 28, 2006

CA, San Francisco, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

5
Total Citations
View Citations
187
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 14 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Li CBi YBenezeth YGinhac DYang F(2017)High-level synthesis for FPGAs: code optimization strategies for real-time image processingJournal of Real-Time Image Processing10.1007/s11554-017-0722-314:3(701-712)Online publication date: 4-Oct-2017
https://doi.org/10.1007/s11554-017-0722-3
Nof SCeroni JJeong WMoghaddam MNof SCeroni JJeong WMoghaddam M(2015)Optimization and ControlRevolutionizing Collaboration through e-Work, e-Business, and e-Service10.1007/978-3-662-45777-1_4(115-165)Online publication date: 2015
https://doi.org/10.1007/978-3-662-45777-1_4
Zuo WLiang YLi PRupnow KChen DCong JHutchings BBetz V(2013)Improving high level synthesis optimization opportunity through polyhedral transformationsProceedings of the ACM/SIGDA international symposium on Field programmable gate arrays10.1145/2435264.2435271(9-18)Online publication date: 11-Feb-2013
https://dl.acm.org/doi/10.1145/2435264.2435271
Hao KRay SXie FGroeneveld PSciuto DHassoun S(2012)Equivalence checking for behaviorally synthesized pipelinesProceedings of the 49th Annual Design Automation Conference10.1145/2228360.2228423(344-349)Online publication date: 3-Jun-2012
https://dl.acm.org/doi/10.1145/2228360.2228423
Ray SHao KChen YXie FYang J(2009)Formal Verification for High-Assurance Behavioral SynthesisAutomated Technology for Verification and Analysis10.1007/978-3-642-04761-9_25(337-351)Online publication date: 2009
https://doi.org/10.1007/978-3-642-04761-9_25

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents