Statistical Resistance to Detection (Digital Circuits Testing)
Abstract
References
Index Terms
- Statistical Resistance to Detection (Digital Circuits Testing)
Recommendations
An improved output compaction technique for built-in self-test in VLSI circuits
VLSID '95: Proceedings of the 8th International Conference on VLSI DesignIn this paper, we propose a space compression technique for digital circuits for minimizing the storage for the circuits under test while maintaining the fault coverage information. In this technique, a compaction tree is generated based on the circuit ...
CURRENT: a test generation system for I/sub DDQ/ testing
VTS '95: Proceedings of the 13th IEEE VLSI Test SymposiumAbstract: This paper presents an I/sub DDQ/ test generation system for scan-based circuits, called CURRENT. A library-based fault modeling strategy is used to specify a realistic target fault set, which encompasses intra-gate shorts (for example stuck-...
Test generation for cyclic combinational circuits
VLSID '95: Proceedings of the 8th International Conference on VLSI DesignCircuits that have an underlying acyclic topology are guaranteed to be combinational since feedback is necessary for sequential behavior. However, the reverse is not true, i.e., feedback is not a sufficient condition since there do exist combinational ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0