Cited By
View all- Yamazaki KKanai HBaba TOkuda K(2007)Architectural evaluation of a universal host computer munapSystems and Computers in Japan10.1002/scj.469017100817:10(78-87)Online publication date: 21-Mar-2007
Compaction of two-level microprograms for a multiprocessor computer
Abstract
An optimizing loader has been designed and developed for two-level microprograms of a multiprocessor computer. In the computer, a microinstruction activates nanoprograms in multiprocessors, specifying nanoprogram start address and the processors to be activated. This scheme allows the loader to utilize the same nanoprogram among several microinstructions, which activate it, and compact the nanoaddress space by nanocode movement. The experimental results show that (i) the nanoprogram sizes are reduced from 17.3 to 31.0 % and (ii) the effect of the reduction is proportional to the number of microinstructions.
References
[1]
Baba. T., Hashimoto, N., Yamazaki, K., and Okuda. K.: "Microprogramming Support System for a Two-Level Microprogrammed Computer MUNAP," Trans. IECE Japan, (Oct. 1982), pp. 1256-1272.
[2]
Baba. T., Ishikawa, K., and Okuda, K.: "A Two-Level Microprogrammed Multiprocessor Computer with Nonnumeric Functions," IEEE Trans. Comput., (Dec. 1982), pp. 1142-1156.
[3]
Baba. T., Yamazaki, K., Hashimoto, N., Kanai. H., Okuda, K. and Hashimoto, K.: "Experimentation with a Two-Level Microprogrammed Multiprocessor Computer," Proc. MICRO-16, (Oct. 1983), pp. 47-54.
[4]
Frieder, G., and Miller. J.: "An Analysis of Code Density for the Two-Level Programmable Control of the Nanodata QM-1," Proc. MICRO-10, (1977). pp. 26-32.
[5]
Kartashev. S.P., and Kartashev S.I., Editor: "Special Issue of Supersystems for the 80's." Computer (Nov. 1980).
[6]
Rideout, D.J.: "Considerations for Local Compaction of Nanocode for the Nanodata QM-1," Proc. MICRO- 14, (1981), pp. 205-214.
[7]
Sano, T., Baba, T., Yamazaki, K., Suzuki, S., and Okuda, K.: Software Testing through Tagged Architecture," (tentative title in English), 28-th Annu. Conf. of Infor. Proc. Soci. of Japan, (March 1984), pp. 623-624.
[8]
Stritter, S.: "Microprogrammed Implementation of a Single Chip Microprocessor." Proc. MICRO-11, (1978), pp. 8-16.
[9]
Yamazaki, K., et al.: "Development of a System Description Language for a Two-Level Microprogrammed Computer MUNAP." Trans. IECE Japan, (Jan. 1984), pp. 149-156.
Index Terms
- Compaction of two-level microprograms for a multiprocessor computer
Recommendations
Compaction of two-level microprograms for a multiprocessor computer
MICRO 17: Proceedings of the 17th annual workshop on MicroprogrammingAn optimizing loader has been designed and developed for two-level microprograms of a multiprocessor computer. In the computer, a microinstruction activates nanoprograms in multiprocessors, specifying nanoprogram start address and the processors to be ...
A Two-Level Microprogrammed Multiprocessor Computer with Nonnumeric Functions
A two-level microprogrammed multiprocessor system, MUNAP, along with its support software has been developed as a research vehicle for solving nonnumeric and associated problems. The MUNAP system provides highly parallel and distributed functions for ...
Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading
To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Dec. 1984
302 pages
Copyright © 1984 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 01 December 1984
Published in SIGMICRO Volume 15, Issue 4
Check for updates
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 168Total Downloads
- Downloads (Last 12 months)58
- Downloads (Last 6 weeks)12
Reflects downloads up to 12 Jan 2025
Other Metrics
Citations
Cited By
View all- Yamazaki KKanai HBaba TOkuda K(2007)Architectural evaluation of a universal host computer munapSystems and Computers in Japan10.1002/scj.469017100817:10(78-87)Online publication date: 21-Mar-2007
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in