[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
research-article

SILVerIn: Systematic Integrity Verification of Printed Circuit Board Using JTAG Infrastructure

Published: 30 June 2021 Publication History

Abstract

A printed circuit board (PCB) provides necessary mechanical support to an electronic system and acts as a platform for connecting electronic components. Counterfeiting and in-field tampering of PCBs have become significant security concerns in the semiconductor industry as a result of increasing untrusted entities in the supply chain. These counterfeit components may result in performance degradation, profit reduction, and reputation risk for the manufacturers. While Integrated Circuit (IC) level authentication using physical unclonable functions (PUFs) has been widely investigated, countermeasures at the PCB level are scarce. These approaches either suffer from significant overhead issues, or opportunistic counterfeiters can breach them like clockwork. Besides, they cannot be extended to system-level (both chip and PCB together), and their applications are also limited to a specific purpose (i.e., either counterfeiting or tampering). In this article, we introduce SILVerIn, a novel systematic approach to verify the authenticity of all chips used in a PCB as well as the board for combating attacks such as counterfeiting, cloning, and in-field malicious modifications. We develop this approach by utilizing the existing boundary scan architecture (BSA) of modern ICs and PCBs. As a result, its implementation comes at a negligible (∼0.5%) hardware overhead. SILVerIn is integrated into a PCB design during the manufacturing phase. We implement our technique on a custom hardware platform consisting of an FPGA and a microcontroller. We incorporate the industry-standard JTAG (Joint Test Action Group) interface to transmit test data into the BSA and perform hands-on measurement of supply current at both chip and PCB levels on 20 boards. We reconstruct these current values to digital signatures that exhibit high uniqueness, robustness, and randomness features. Our approach manifests strong reproducibility of signatures at different supply voltage levels, even with a low-resolution measurement setup. SILVerIn also demonstrates a high resilience against machine learning-based modeling attacks, with an average prediction accuracy of ∼51%. Finally, we conduct intentional alteration experiments by replacing the on-board FPGA to replicate the scenario of PCB tampering, and the results indicate successful detection of in-field modifications in a PCB.

References

[1]
2010. IPC PCB Executive Agent Task Force Optimistic About Efforts: Two Government Reports Recognize Vital Role of U.S. PCB Industry. SMTNet. https://smtnet.com/news/index.cfm?fuseaction=view_news&company_id=43114&news_id=8169.
[2]
2013. IEEE Standard for Test Access Port and Boundary-Scan Architecture. IEEE Standards Association. https://standards.ieee.org/standard/1149_1-2013.html.
[3]
Yousra Alkabani and Farinaz Koushanfar. 2009. Consistency-based characterization for IC Trojan detection. In Proceedings of the International Conference on Computer-aided Design (ICCAD’09). ACM, New York, NY, 123–127.
[4]
N. Asadizanjani, M. Tehranipoor, and D. Forte. 2017. PCB reverse engineering using nondestructive x-ray tomography and advanced image processing. IEEE Trans. Compon., Packag. Manuf. Technol. 7, 2 (Feb. 2017), 292–299.
[5]
ASSET InterTech., Inc.2017. Locks, Keys and Traps: Securing device JTAG interfaces. Retrieved from https://www.asset-intertech.com/resources/blog/2017/07/locks-keys-and-traps-securing-device-jtag-interfaces/.
[6]
ASSET InterTech., Inc.2019. Securing the JTAG Interface. Retrieved from https://blog.asset-intertech.com/test_data_out/2019/07/securing-the-jtag-interface.html.
[7]
A. Basak, F. Zhang, and S. Bhunia. 2015. PiRA: IC authentication utilizing intrinsic variations in pin resistance. In Proceedings of the IEEE International Test Conference (ITC’15). 1–8.
[8]
Lawrence E. Bassham, III, Andrew L. Rukhin, Juan Soto, James R. Nechvatal, Miles E. Smid, Elaine B. Barker, Stefan D. Leigh, Mark Levenson, Mark Vangel, David L. Banks, Nathanael Alan Heckert, James F. Dray, and San Vo. 2010. SP 800-22 Rev. 1a. A Statistical Test Suite for Random and Pseudorandom Number Generators for Cryptographic Applications. Technical Report. National Institute of Standards and Technology. Gaithersburg, MD.
[9]
Swarup Bhunia and Mark Tehranipoor. 2018. Hardware Security: A Hands-on Learning Approach (1st ed.). Morgan Kaufmann Publishers Inc., San Francisco, CA.
[10]
R. S. Chakraborty, S. Narasimhan, and S. Bhunia. 2009. Hardware Trojan: Threats and emerging solutions. In Proceedings of the IEEE International High Level Design Validation and Test Workshop. 166–171.
[11]
Rodrick Cottrell and Dee C. Neuenschwander. 2017. System and apparatus for trusted and secure test ports of integrated circuit devices. US Patent 9,810,736.
[12]
A. Das, Jean DaRolt, S. Ghosh, S. Seys, S. Dupuis, G. Natale, M. Flottes, B. Rouzeyre, and I. Verbauwhede. 2013. Secure JTAG implementation using schnorr protocol. J. Electron. Test. 29 (2013), 193–209.
[13]
Felix Domke. 2009. Blackbox JTAG reverse engineering. In Proceedings of the 26th Chaos Communication Congress (CCC’09). http://events.ccc.de/congress/2009/Fahrplan/attachments/1435_JTAG.pdf.
[14]
European Commission Community Research and Development Information Service - CORDIS. 2013. Development of Novel X-ray Inspection System for Fast Automated Detection of Counterfeit PCB Components. Retrieved from https://cordis.europa.eu/result/rcn/58140_en.html.
[15]
S. Ghosh, A. Basak, and S. Bhunia. 2015. How secure are printed circuit boards against trojan attacks?IEEE Des. Test 32, 2 (Apr. 2015), 7–16.
[16]
Joe Grand. 2005. Game Console Hacking: Have Fun While Voiding Your Warranty. Syngress.
[17]
Z. Guo, M. Tehranipoor, D. Forte, and J. Di. 2015. Investigation of obfuscation-based anti-reverse engineering for printed circuit boards. In Proceedings of the 52nd ACM/EDAC/IEEE Design Automation Conference (DAC’15). 1–6.
[18]
HackADay. 2008. Modchip. Retrieved from https://hackaday.com/2008/04/21/modchip-your-xbox-360-controller/
[19]
J. R. Hamlet, M. T. Martin, and N. J. Edwards. 2017. Unique signatures from printed circuit board design patterns and surface mount passives. In Proceedings of the International Carnahan Conference on Security Technology (ICCST’17). 1–6.
[20]
A. Hennessy, Y. Zheng, and S. Bhunia. 2016. JTAG-based robust PCB authentication for protection against counterfeiting attacks. In Proceedings of the 21st Asia and South Pacific Design Automation Conference (ASP-DAC’16). 56-61.
[21]
D. E. Holcomb, W. P. Burleson, and K. Fu. 2009. Power-Up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. 58, 9 (Sept. 2009), 1198–1210.
[22]
HuaLan Technology in China. [n.d.]. PCB Clone, PCB design, MCU Attack, PCB Manufacture, and PCB assembly. Retrieved from http://www.hualantech.com/pcb-clone.
[23]
Intel Corp.1997. Embedded Pentium Processor Family - Developer’s Manual. Retrieved from http://datasheets.chipdb.org/Intel/x86/Pentium/Embedded%20Pentium%ae%20Processor/27320401.PDF/.
[24]
Intel Corp.2021. Intel MAX 10 Clocking and PLL Overview. Retrieved from https://www.intel.com/content/www/us/en/programmable/documentation/mcn1395213337540.html.
[25]
Taswar Iqbal and Kai-Dietrich Wolf. 2017. PCB surface fingerprints based counterfeit detection of electronic devices. Electron. Imag. 2017, 7 (2017), 144–149.
[26]
Anirudh Iyengar and Swaroop Ghosh. 2018. Hardware Trojans and Piracy of PCBs. Springer International Publishing, Cham, 125–145.
[27]
W. Jillek and W. K. C. Yung. 2005. Embedded components in printed circuit boards: A processing technology review. Int. J. Adv. Manuf. Technol. 25, 3 (01 Feb. 2005), 350–360.
[28]
J. Ju, R. Chakraborty, C. Lamech, and J. Plusquellic. 2013. Stability analysis of a physical unclonable function based on metal resistance variations. In Proceedings of the IEEE International Symposium on Hardware-Oriented Security and Trust (HOST’13). 143–150.
[29]
Abhranil Maiti, Vikash Gunreddy, and Patrick Schaumont. 2013. A Systematic Method to Evaluate and Compare the Performance of Physical Unclonable Functions. Springer New York, NY, 245–267.
[30]
A. Maiti and P. Schaumont. 2009. Improving the quality of a physical unclonable function using configurable ring oscillators. In Proceedings of the International Conference on Field Programmable Logic and Applications. Prague, Czech Republic, 703–707.
[31]
University of Florida. 2016. HAHA SEP 1 User Manual. https://swarup.ece.ufl.edu/downloads/HAHA_User_Manual_10.pdf.
[32]
Elif Ozkan, Nilay Elginoz, and Fatos Germirli Babuna. 2017. Life cycle assessment of a printed circuit board manufacturing plant in Turkey. Environ. Sci. Pollut. Res. 25, 27 (Sep. 2017), 26801–26808.
[33]
S. Paley, T. Hoque, and S. Bhunia. 2016. Active protection against PCB physical tampering. In Proceedings of the 17th International Symposium on Quality Electronic Design (ISQED’16). 356–361.
[34]
Shahed Enamul Quadir and John A. Chandy. 2018. Low pass filter PUF: Authentication of printed circuit boards based on resistor and capacitor variations. Int. J. High Speed Electron. Syst. 27, 03n04 (2018), 1840021.
[35]
Jan M. Rabaey. 1996. Digital Integrated Circuits: A Design Perspective. Prentice-Hall, Inc., Upper Saddle River, NJ.
[36]
K. Rosenfeld and R. Karri. 2010. Attacks and defenses for JTAG. IEEE Des. Test of Comput. 27, 1 (Jan. 2010), 36–47.
[37]
H. Salmani, M. Tehranipoor, and J. Plusquellic. 2010. A layout-aware approach for improving localized switching to detect hardware Trojans in integrated circuits. In Proceedings of the IEEE International Workshop on Information Forensics and Security. 1–6.
[38]
Pranesh Santikellur, Aritra Bhattacharyay, and R. Chakraborty. 2019. Deep learning based model building attacks on arbiter PUF compositions. IACR Cryptol. ePrint Arch. (2019), 566.
[39]
G. E. Suh and S. Devadas. 2007. Physical unclonable functions for device authentication and secret key generation. In Proceedings of the 44th ACM/IEEE Design Automation Conference. 9–14.
[40]
M. Tehranipoor and C. Wang. 2011. Introduction to Hardware Security and Trust. Springer New York, NY. 2011935539
[41]
Tempo Automation. 2018. Avoiding Counterfeit Electronic Components on Your PCB. Retrieved from https://www.tempoautomation.com/blog/avoiding-counterfeit-electronic-components-on-your-pcb/.
[42]
Gopal Vishwakarma and Wonjun Lee. 2018. Exploiting JTAG and its mitigation in IoT: A survey. Fut. Internet 10, 12 (2018), 121.
[43]
X. Wang, Y. Han, and M. Tehranipoor. 2019. System-level counterfeit detection using on-chip ring oscillator array. IEEE Trans. Very Large Scale Integ. Syst. 27, 12 (Dec. 2019), 2884–2896.
[44]
L. Wei, C. Song, Y. Liu, J. Zhang, F. Yuan, and Q. Xu. 2015. BoardPUF: Physical unclonable functions for printed circuit board authentication. In Proceedings of the IEEE/ACM International Conference on Computer-Aided Design (ICCAD’15). 152–158.
[45]
F. Zhang, A. Hennessy, and S. Bhunia. 2015. Robust counterfeit PCB detection exploiting intrinsic trace impedance variations. In Proceedings of the IEEE 33rd VLSI Test Symposium (VTS’15). 1–6.
[46]
F. Zhang, S. D. Paul, P. Slpsk, A. R. Trivedi, and S. Bhunia. 2021. On database-free authentication of microelectronic components. IEEE Trans. Very Large Scale Integ. Syst. 29, 1 (2021), 149–161.
[47]
Y. Zheng, F. Zhang, and S. Bhunia. 2016. DScanPUF: A delay-based physical unclonable function built into scan chain. IEEE Trans. Very Large Scale Integ. Syst. 24, 3 (Mar. 2016), 1059–1070.

Cited By

View all
  • (2023)Reliable and Efficient Chip-PCB Hybrid PUF and Lightweight Key GeneratorIEICE Transactions on Electronics10.1587/transele.2022ECP5050E106.C:8(432-441)Online publication date: 1-Aug-2023
  • (2023)PDNPulse: Sensing PCB Anomaly With the Intrinsic Power Delivery NetworkIEEE Transactions on Information Forensics and Security10.1109/TIFS.2023.328549018(3590-3605)Online publication date: 1-Jan-2023
  • (2023)CurIAs: Current-Based IC Authentication by Exploiting Supply Current VariationsIEEE Transactions on Computers10.1109/TC.2022.315807572:2(466-479)Online publication date: 1-Feb-2023
  • Show More Cited By

Index Terms

  1. SILVerIn: Systematic Integrity Verification of Printed Circuit Board Using JTAG Infrastructure

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image ACM Journal on Emerging Technologies in Computing Systems
    ACM Journal on Emerging Technologies in Computing Systems  Volume 17, Issue 3
    July 2021
    483 pages
    ISSN:1550-4832
    EISSN:1550-4840
    DOI:10.1145/3464978
    • Editor:
    • Ramesh Karri
    Issue’s Table of Contents
    Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected].

    Publisher

    Association for Computing Machinery

    New York, NY, United States

    Journal Family

    Publication History

    Published: 30 June 2021
    Accepted: 01 April 2021
    Revised: 01 March 2021
    Received: 01 June 2020
    Published in JETC Volume 17, Issue 3

    Permissions

    Request permissions for this article.

    Check for updates

    Author Tags

    1. PCB
    2. JTAG
    3. boundary scan
    4. BSA
    5. PUF
    6. hamming
    7. FPGA
    8. NIST
    9. counterfeit
    10. intrinsic
    11. CRP
    12. authentication
    13. uniqueness
    14. randomness
    15. robustness
    16. HaHa board
    17. signature
    18. tampering
    19. modeling attack

    Qualifiers

    • Research-article
    • Refereed

    Funding Sources

    • The Semiconductor Research Corporation (SRC)

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)25
    • Downloads (Last 6 weeks)4
    Reflects downloads up to 17 Jan 2025

    Other Metrics

    Citations

    Cited By

    View all
    • (2023)Reliable and Efficient Chip-PCB Hybrid PUF and Lightweight Key GeneratorIEICE Transactions on Electronics10.1587/transele.2022ECP5050E106.C:8(432-441)Online publication date: 1-Aug-2023
    • (2023)PDNPulse: Sensing PCB Anomaly With the Intrinsic Power Delivery NetworkIEEE Transactions on Information Forensics and Security10.1109/TIFS.2023.328549018(3590-3605)Online publication date: 1-Jan-2023
    • (2023)CurIAs: Current-Based IC Authentication by Exploiting Supply Current VariationsIEEE Transactions on Computers10.1109/TC.2022.315807572:2(466-479)Online publication date: 1-Feb-2023
    • (2023)MeLPUF: Memory-in-Logic PUF Structures for Low-Overhead IC Authentication2023 IEEE Physical Assurance and Inspection of Electronics (PAINE)10.1109/PAINE58317.2023.10317943(1-7)Online publication date: 24-Oct-2023

    View Options

    Login options

    Full Access

    View options

    PDF

    View or Download as a PDF file.

    PDF

    eReader

    View online with eReader.

    eReader

    HTML Format

    View this article in HTML Format.

    HTML Format

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media