A high speed, highly linear CMOS fully differential track and hold circuit
Authors: 
Shaahin Haddadi Nejad, Ziaaddin Daie Kouzekanani, Jafar Sobhi, Iman Salami Fard, Kuresh GhanbariAuthors Info & Claims
Pages 23 - 27
Abstract
A fully differential high speed and highly linear CMOS Track-and-Hold amplifier (THA) that was used in front end of an Pipline ADC is described here. The architecture of Track-and-Hold based on an open-loop architecture with Miller hold capacitance. The Track-and-Hold circuit consists of an op-amp with low impedance nodes and properly voltage gain and bootstrapped switches. Designed circuit is simulated in a standard 0.35 um CMOS technology, the THA achieves -75.7 dB THD (Total Harmonic Distortion) for 1.6 Vp-p, 86 MHz input at 320 MHz sampling rate. The circuit design of major building blocks is described in details.
References
[1]
Razavi, B. 2000. Design of Analog CMOS Integrated Circuits. McGraw-Hill, 1st ed, 2000.
[2]
Jakonis, D. and Svensson, C. 2002. A 1GHz Linearized CMOS Track and Hold Circuit. In Proceedings of the International Symposium on Circuits and Systems( Scottsdale, Arizona, USA) Vol. 5 (May. 2002), 577--580.
[3]
Karanicolas, A.K. 1997. A2.7-v 300-MS/s track and hold Amplifier. IEEE Journal of Solid-State Circuit, Vol. 32, No. 12 (Dec. 1997)
[4]
Lee, T.S. and Lu, C.C. 2004. A 1.5-v 50-MHz Pseudo-differential CMOS Sample-and-Hold Circuit With Low Hold Pedestal. IEEE Transactions on Circuits and System. Vol.52, No.9 (Sept. 2005), 519--520.
[5]
Mataya, J. A., Marshall, B. S. and Haines, G. W. 1968. IF amplifier using CC compensated transistors. IEEE Journal of Solid-State Circuits. Vol. 3 (Dec. 1968) 401--407.
[6]
Nauta, B. 1991. Analog CMOS filters for very high frequencies. Ph.D. dissertation. University of Twente, Enschede, Netherland (Sept. 1991).
[7]
Abo, A. M. and Gray, P.R. 1999. A 1.5V, 10bit, 14.3MS/s CMOS pipeline analog to digital converter. IEEE Journal of Solid-State Circuits. Vol. 34 (May. 1999), 599--606.
[8]
Boni, A. Pierazzi, A. and Morandi, C. 2001. A 10 bit 185MS/s track and hold in 0.35- um CMOS. IEEE Journal of Solid-State Circuits. Vol. 36 (Feb. 2001), 195--203.
[9]
Lee, T.S. and Lu, C.C. 2007. A 250 MHz 20 mW 11 Bit Low Hold Pedestal CMOS Fully Differential Track and Hold Circuit. In Proceedings of the IEEE SOC International Conference (Sept. 2007), 47--50.
[10]
Lee, T.S. and Lu, C.C. 2008. A 330 MHz 26.4 mW 11 Bit Low Hold Pedestal CMOS Fully Differential Track and Hold Circuit. In Proceedings of the IEEE International Symposium on VLSI Design, Automation and Test (Apr. 2008), 144--147.
Index Terms
- A high speed, highly linear CMOS fully differential track and hold circuit
Recommendations
Very linear open-loop CMOS sample-and-hold structure for high precision and high speed ADCs
This paper presents an improved bottom-plate sampling sample-and-hold (S/H) architecture for high speed and high linearity analog to digital converters (ADCs). The proposed circuit reduces the charge injection employing a switch at the S/H`s output. The ...
High-Speed CMOS Track/Hold Circuit Design
Special issue on ICECS-99This paper describes the design of a high-speed CMOS Track/Hold circuit in front of an ADC. The Track/Hold circuit employs differential open-loop architecture, very linear source follower input buffers, NMOS sampling switches and bootstrap sampling-switch ...
A low distortion CMOS analogue switch with high-order compensation
A novel bootstrapped analogue switch with high-order harmonic distortion compensation applied in the multiply digital-to-analog convertor (MDAC) of high-speed and high-resolution pipelined analog-to-digital convertor is presented. To diminish inherent ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
September 2010
228 pages
ISBN:9781450301527
DOI:10.1145/1854153
- General Chair:
- João Antonio Martino,
- Program Chairs:
- Guido Araújo,
- Alex Orailoglu,
- Publications Chair:
- Felipe Klein
Copyright © 2010 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
In-Cooperation
- SBMicro
- IEEE ICAS
- IEEE Circuits and Systems Society
- SBC
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 06 September 2010
Check for updates
Author Tags
Qualifiers
- Research-article
Conference
SBCCI '10
Sponsor:
SBCCI '10: 23rd Symposium on Integrated Circuits and Systems Design
September 6 - 9, 2010
São Paulo, Brazil
Acceptance Rates
Overall Acceptance Rate 133 of 347 submissions, 38%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 270Total Downloads
- Downloads (Last 12 months)5
- Downloads (Last 6 weeks)3
Reflects downloads up to 22 Dec 2024
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in